-
2
-
-
0033712807
-
CMOS DLL based 2 V, 3.2 ps jitter, 1 GHz clock synthesizer and temperature compensated tunable oscillator
-
Orlando, Florida
-
Foley, D. J. and Flynn, M. P., 2000. CMOS DLL based 2 V, 3.2 ps jitter, 1 GHz clock synthesizer and temperature compensated tunable oscillator. Proceedings of IEEE Custom Integrated Circuits Conference. Orlando, Florida, pp. 371-374.
-
(2000)
Proceedings of IEEE Custom Integrated Circuits Conference
, pp. 371-374
-
-
Foley, D.J.1
Flynn, M.P.2
-
3
-
-
0032651134
-
Jitter and phase noise in ring oscillators
-
Hajimiri, A. et al, 1999. Jitter and phase noise in ring oscillators. In IEEE Journal of Solid-State Circuits, Vol. 34, No. 6, pp 790-804.
-
(1999)
IEEE Journal of Solid-State Circuits
, vol.34
, Issue.6
, pp. 790-804
-
-
Hajimiri, A.1
-
4
-
-
0035473354
-
A Digitally controlled phase-locked loop with a digital phase-frequency detector for fast acquisition
-
Hwang, I. et al, 2001. A Digitally Controlled Phase-Locked Loop With a Digital Phase-Frequency Detector for Fast Acquisition. In IEEE Journal of Solid-State Circuits, Vol. 36, No. 10,pp 1574-1581.
-
(2001)
IEEE Journal of Solid-State Circuits
, vol.36
, Issue.10
, pp. 1574-1581
-
-
Hwang, I.1
-
5
-
-
0036181456
-
Loop-parameter optimisation of a PLL for a low-jitter 2.5-Gb/s one-chip optical receiver IC with 1:8 DEMUX
-
Kishine, K. et al, 2002. Loop-Parameter Optimisation of a PLL for a Low-Jitter 2.5-Gb/s One-Chip Optical Receiver IC with 1:8 DEMUX. In IEEE Journal of Solid-State Circuits, Vol. 37, No. 1, pp 38-50.
-
(2002)
IEEE Journal of Solid-State Circuits
, vol.37
, Issue.1
, pp. 38-50
-
-
Kishine, K.1
-
6
-
-
0033689116
-
A Low-noise phase-locked loop design by loop bandwidth optimisation
-
Lim, K. et al, 2000. A Low-Noise Phase-Locked Loop Design by Loop Bandwidth Optimisation. In IEEE Journal of Solid-State Circuits, Vol. 35, No. 6, pp 807-815.
-
(2000)
IEEE Journal of Solid-State Circuits
, vol.35
, Issue.6
, pp. 807-815
-
-
Lim, K.1
-
9
-
-
0036858189
-
Jitter optimisation based on phase-locked loop design parameters
-
Mansuri, M. and Yang, C.-K., 2002. Jitter Optimisation Based on Phase-Locked Loop Design Parameters. In IEEE Journal of Solid-State Circuits, Vol. 37, No. 11, pp 1375-1382.
-
(2002)
IEEE Journal of Solid-State Circuits
, vol.37
, Issue.11
, pp. 1375-1382
-
-
Mansuri, M.1
Yang, C.-K.2
-
10
-
-
0036743988
-
Noise analysis of phase-locked loops
-
Mehrotra, A., 2002. Noise Analysis of Phase-Locked Loops. In IEEE Transactions on Circuits and Systems I, Vol. 49, No. 9, pp 1309-1316.
-
(2002)
IEEE Transactions on Circuits and Systems i
, vol.49
, Issue.9
, pp. 1309-1316
-
-
Mehrotra, A.1
-
11
-
-
0035690763
-
A 0.6-2.5-GBaud CMOS tracked 3 × oversampling transceiver with dead-zone phase detection for robust clock/data recovery
-
Moon, Y. et al, 2001. A 0.6-2.5-GBaud CMOS tracked 3 × oversampling transceiver with dead-zone phase detection for robust clock/data recovery. In IEEE Journal of Solid-State Circuits, Vol. 36, No. 12, pp 1974-1983.
-
(2001)
IEEE Journal of Solid-State Circuits
, vol.36
, Issue.12
, pp. 1974-1983
-
-
Moon, Y.1
-
12
-
-
0033894074
-
An all-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance
-
Moon, Y. et al, 2000. An all-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance. In IEEE Journal of Solid-State Circuits, Vol. 35, No. 3, pp 377-384.
-
(2000)
IEEE Journal of Solid-State Circuits
, vol.35
, Issue.3
, pp. 377-384
-
-
Moon, Y.1
-
14
-
-
2442446545
-
A digitally controlled PLL for SoC applications
-
Olsson, T. and Nilsson, P., 2004. A Digitally Controlled PLL for SoC Applications. In IEEE Journal of Solid-State Circuits, Vol. 39, No. 5, pp 751-760.
-
(2004)
IEEE Journal of Solid-State Circuits
, vol.39
, Issue.5
, pp. 751-760
-
-
Olsson, T.1
Nilsson, P.2
-
15
-
-
1542500850
-
A novel all-digital PLL with software adaptive filter
-
Xiu, L. et al, 2004. A Novel All-Digital PLL With Software Adaptive Filter. In IEEE Journal of Solid-State Circuits, Vol. 39, No. 3, pp 476-483.
-
(2004)
IEEE Journal of Solid-State Circuits
, vol.39
, Issue.3
, pp. 476-483
-
-
Xiu, L.1
|