Noise analysis of phase-locked loops

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 49, Issue 9, 2002, Pages 1309-1316

  Mehrotra, Amit ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Noise analysis; Phase locked loops; Stochastic differential equations

Indexed keywords

COMPUTER SIMULATION; DIFFERENTIAL EQUATIONS; LOW PASS FILTERS; RANDOM PROCESSES; SPECTRUM ANALYSIS; TRANSFER FUNCTIONS; VARIABLE FREQUENCY OSCILLATORS; WHITE NOISE;

LOOP FILTER; OPEN LOOP OSCILLATORS; PHASE FREQUENCY DETECTOR; PHASE NOISE ANALYSIS;

PHASE LOCKED LOOPS;

EID: 0036743988     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2002.802347     Document Type: Article

References (26)

1. A. Mehrotra, "Simulation and modeling techniques for noise in radio frequency integrated circuits," Ph.D. dissertation, Univ. California, Berkeley, 1999.
2. A. Demir, A. Mehrotra, and J. Rochowdhury, "Phase noise in oscillators: A unifying theory and numerical methods for characterization," in Proc. 1998 Design Automation Conf., 1998, pp. 26-31.
3. ____, "Phase noise in oscillators: A unifying theory and numerical methods for characterization," IEEE Trans. Circuits Syst. I, vol. 47, pp. 655-674, May 2000.
4. V. F. Kroupa and L. Šojdr, "Phase-lock loops of higher orders," in Proc. 2nd Int. Conf. Frequency Control and Synthesis, 1989, pp. 65-68.
5. B. Kim, T. C. Weigandt, and P. R. Gray, "PLL/DLL system noise analysis for low jitter clock synthesizer design," in Proc. 1994 IEEE Int. Symp. Circuits and Systems, vol. 4, 1994, pp. 31-34.
6. U. L. Rohde, Microwave and Wireless Synthesizers: Theory and Design. New York: Wiley, 1997.
7. J. C. Nallatamby, M. Prigent, J. C. Sarkissian, R. Quere, and J. Obregon, "A new approach to nonlinear analysis of noise behavior of synchronized oscillators and analog-frequency dividers," IEEE Trans. Microwave Theory Tech., vol. 46, pp. 1168-1171, Aug. 1998.
8. L. Lin, L. Tee, and P. R. Gray, "A 1.4 GHz differential low-noise CMOS frequency synthesizer using a wideband PLL architecture," in Dig. Tech. Papers, IEEE Int. Solid-State Circuits Conf., 2000, pp. 204-205.
9. K. Lim, S. Choi, and B. Kim, "Optimal loop bandwidth design for low noise PLL applications," in Proc. Asia and South Pacific Design Automation Conf. 1997, pp. 425-428.
10. K. Lim, C.-H. Park, and B. Kim, "Low noise clock synthesizer design using optimal bandwidth," in Proc. 1998 IEEE Int. Symp. Circuits and Systems, vol. 1, 1998, pp. 163-166.
11. G. Kolumbán, "Frequency domain analysis of sampling phase-locked loops," in Proc. 1988 IEEE Int. Symp. Circuits and Systems, vol. 1, 1988, pp. 611-614.
12. D. Asta and D. N. Green, "Analysis of a hybrid analog/switched-capacitor phase-locked loop," IEEE Trans. Circuits Syst., vol. 37, pp. 183-197, Feb. 1990.
13. A. Demir, "Analysis and simulation of noise in nonlinear electronic circuits and systems," Ph.D. dissertation, Univ. California, Berkeley, 1997.
14. W.E. Thain Jr. and J.A. Connelly, "Simulating phase noise in phase-locked loops with a circuit simulator," in Proc. 1995 IEEE Int. Symp. Circuits and Systems, vol. 3, 1995, pp. 1760-1763.
15. L. Wu, H. Jin, and W. C. Black Jr., "Nonlinear behavioral modeling and simulation of phase-locked and delay-locked systems," in Proc. IEEE 2000 Custom Integrated Circuits Conf., 2000, pp. 447-450.
16. P. Heydani and M. Pedram, "Analysis of jitter due to power-supply noise in phase-locked loops," in Proc. IEEE 2000 Custom Integrated Circuits Conf., 2000, pp. 443-446.
17. B. K. Øksendal, Stochastic Differential Equations: An Introduction With Applications. Berlin, Germany: Springer-Verlag, 1998.
18. C. W. Gardiner, Handbook of Stochastic Methods for Physics, Chemistry, and the Natural Sciences, 2nd ed, ser. Springer Series in Synergetics. Berlin, Germany: Springer-Verlag, 1983, vol. 13.
19. P. Dupuis and H.J. Kushner, "Stochastic systems with small noise, analysis and simulation; A phase locked loop example," SIAM J. Appl. Math., vol. 47, no. 3, pp. 643-661, June 1987.
20. A. Dembo and O. Zeitouni, Large Deviations Techniques and Applications. Boston, MA: Jones & Bartlett, 1993.
21. M. I. Freidlin and A. D. Wentzell, Random Perturbations of Dynamical Systems. Berlin, Germany: Springer-Verlag, 1984.
22. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2000.
23. J. F. Parker and D. Ray, "A 1.6-GHz CMOS PLL with on-chip loop filter," IEEE J. Solid-State Circuits, vol. 33, pp. 337-343, Mar. 1998.
24. A. Ali and J. L. Tham, "A 900 MHz frequency symthesizer with integrated LC voltage-controlled oscillator," in Dig. Tech. Papers, IEEE Int. Solid-State Circuits Conf., 1996, pp. 390-391.
25. J. Craninckx and M. Steyaert, "A fully integrated CMOS DCS-1800 frequency synthesizer," in Dig. Tech. Papers, IEEE Int. Solid-State Circuits Conf., 1998, pp. 372-373.
26. A. Demir, E. Liu, and A. Sangiovanni-Vincentelli, "Time-domain non Monte-Carlo noise simulation for nonlinear dynamic circuits with arbitrary excitations," IEEE Trans. Computer-Aided Design, vol. 15, pp. 493-505, May 1996.