A statistical methodology for wire-length prediction

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 25, Issue 7, 2006, Pages 1327-1336

  Wong, Jennifer L ^a,b,d   Davoodi, Azadeh ^a,c,e   Khandelwal, Vishal ^a,c   Srivastava, Ankur ^a,c,e,f   Potkonjak, Miodrag ^a,b,d  

^a IEEE   (United States)

^b Engineering IV   (United States)

^c UNIVERSITY OF MARYLAND   (United States)

^d UNIVERSITY OF CALIFORNIA   (United States)

^e UNIVERSITY OF MARYLAND   (United States)

^f ACM

Author keywords

Buffer insertion; Nonparametric statistical modeling; Wire length

Indexed keywords

BUFFER INSERTION; NONPARAMETRIC STATISTICAL MODELING; WIRE LENGTH;

ALGORITHMS; COMPUTER AIDED DESIGN; MATHEMATICAL MODELS; PROBABILITY DENSITY FUNCTION; STATISTICAL METHODS;

PARAMETER ESTIMATION;

EID: 33744753079     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.855885     Document Type: Article

References (31)

1. J. Davis, V. De, and J. D. Meindl, "A stochastic wire-length distribution for gigascale integration (GSI) - Part II: Applications to clock frequency, power dissipation, and chip size estimation," IEEE Trans. Electron Devices, vol. 45, no. 3, pp. 590-597, Mar. 1998.
2. J. Dambre, P. Verplaetse, D. Stroobandt, and J. Van Campenhout, "Getting more out of Donath's hierarchical model for interconnect prediction," in Proc. Int. Workshop System-Level Interconnect Prediction, San Diego, CA, 2002, pp. 9-16.
3. M. Marek-Sadowska and B. Hu, "Wire length prediction based clustering and its application in placement," in Proc. IEEE Design Automation Conf., Anaheim, CA, 2003, pp. 800-806.
4. D. Stroobandt, "Multi-terminal nets do change conventional wire length distribution models," in Proc. Int. Workshop System Level Interconnect Prediction, Rohnert Park, CA, 2001, pp. 41-48.
5. _, "A priori system-level interconnect prediction: Rent's rule and wire length distribution models," in Proc. Int. Workshop System-Level Interconnect Prediction, Rohnert Park, CA, 2001, pp. 3-21.
6. A. B. Kahng and X. Xu, "Accurate pseudo-constructive wirelength and congestion estimation," in Proc. ACM Int. Workshop System-Level Interconnect Prediction, Monterey, CA, 2003, pp. 61-68.
7. R. G. Wood and R. Rutenbar, "FPGA routing and routability estimation via Boolean satisfiability," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 6, no. 2, pp. 222-231, Jun. 1998.
8. L. Breiman, J. Friedman, R. Olshen, and C. Stone, Classification and Regression Trees. London, U.K.: Chapman & Hall, 1984.
9. B. Efron and R. Tibshirani, An Introduction to the Bootstrap. London, U.K.: Chapman & Hall, 1993.
10. P. Dalgaard, Introductory Statistics With R. New York: Springer-Verlag, 2002.
11. T. Hastie, R. Tibshirani, and J. Friedman, The Elements of Statistical Learning. New York: Springer-Verlag, 2001.
12. R. A. Thisted, Elements of Statistical Computing. London, U.K.: Chapman & Hall, 1986.
13. V. Khandelwal, A. Davoodi, A. Nanavati, and A. Srivastava, "A probabilistic approach to buffer insertion," in Proc. IEEE Int. Conf. Computer Aided Design, San Jose, CA, Nov. 2002, pp. 560-567.
14. C. J. Alpert and A. Devgan, "Wire segmenting for improved buffer insertion," in Proc. ACM/IEEE Design Automation Conf., Anaheim, CA, 1997, pp. 588-593.
15. J. Lillis, C. K. Cheng, and T. T. Y. Lin, "Optimal wire sizing and buffer insertion for low power and a generalized delay model," in Proc. IEEE Int. Conf. Computer Aided Design, San Jose, CA, 1995, pp. 138-143.
16. A. Davoodi, V. Khandelwal, and A. Srivastava, "Empirical models for netlength probability distribution and applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 10, pp. 1066-1075, Oct. 2004.
17. A. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. Brodersen, "Optimizing power using transformations," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 14, no. 1, pp. 12-31, Jan. 1995.
18. M. Potkonjak and J. Rabaey, "Optimizing resource utilization using transformations," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 13, no. 3, pp. 277-292, Mar. 1994.
19. J. L. Wong, D. Kirovski, and M. Potkonjak, "Computational forensic techniques for intellectual property protection," IEEE Trans. Comput.Aided Des. Integr. Circuits Syst., vol. 23, no. 6, pp. 987-994, Jun. 2004.
20. J. L. Wong, G. Qu, and M. Potkonjak, "Power minimization in QoS sensitive systems," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 6, pp. 553-561, Jun. 2004.
21. J. Wong and M. Potkonjak, "Relative Generic Computational Forensic Techniques," in Proc. Int. Information Hiding Workshop, Toronto, ON, Canada, May 2004, pp. 148-163.
22. A. Davoodi and A. Srivastava, "Voltage scheduling under unpredictabilities: A risk management paradigm," in Proc. ACM/IEEE Int. Symp. Low Power Electronics and Design, Seoul, Korea, Aug. 2003, pp. 302-305.
23. B. Efron, "Bootstrap methods: Another look at the jackknife," Ann. Stat., vol. 7, no. 1, pp. 1-26, 1979.
24. _, The Jackknife, the Bootstrap, and Other Resampling Plans. Philadelphia, PA: SIAM, 1982.
25. F. P. Preparata and M. I. Shamos, Computational Geometry: An Introduction. New York: Springer-Verlag, 1985.
26. J. Wong, A. Davoodi, V. Khandelwal, A. Srivastava, and M. Potkonjak, "Non-parametric statistical methodology for wire-length prediction," Univ. California, Los Angeles, Tech. Rep. 050018, May 2005.
27. D. C. Hoaglin, F. Mosteller, and J. W. Tukey, Understanding Robust and Exploratory Data Analysis. New York: Wiley, 1983.
28. J. W. Tukey, Exploratory Data Analysis. Reading, MA: Addison-Wesley, 1977.
29. W. H. Press, S. A. Teukolsky, W. T. Vetterling, and B. P. Flannery, Numerical Recipes in C: The Art of Scientific Computing, 2nd ed. Cambridge, U.K.: Cambridge Univ. Press, 1992.
30. L. van Ginneken, "Buffer placement in distributed RC-tree networks for minimal Elmore delay," in Proc. Int. Symp. Circuits and Systems, New Orleans, LA, Dec. 1990, pp. 865-868.
31. W. Elmore, "The transient analysis of damped linear networks with particular regard to wideband amplifiers," J. Appl. Phys., vol. 19, no. 1, pp. 55-63, Jan. 1948.