Cooperative caching with keep-me and evict-me

Proceedings - Annual Workshop on Interaction between Compilers and Computer Architectures, INTERACT

Volumn 2005, Issue , 2005, Pages 46-57

  Sartor, Jennifer B ^a   Venkiteswaran, Subramaniam ^a   McKinley, Kathryn S ^a   Wang, Zhenlin ^b  

^a University of Texas at Austin   (United States)

^b Michigan Technological University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COOPERATIVE CACHING; DECAY MECHANISMS; DEFAULT REPLACEMENT ALGORITHM; LEAST-RECENTLY-USED (LRU) LINE;

ALGORITHMS; COMPUTER HARDWARE; DATA STORAGE EQUIPMENT; PROGRAM COMPILERS; SET THEORY;

CACHE MEMORY;

EID: 33744460535     PISSN: 15506207     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/INTERACT.2005.7     Document Type: Conference Paper

References (46)

1. W. A. Abu-Sufah. Improving the Performance of Virtual Memory Computers. PhD thesis, Dept. of Computer Science, University of Illinois at Urbana-Champaign, 1978.
2. A. Agarwal and S. D. Pudar. Column-associative caches: A technique for reducing the miss rate of direct-mapped caches. In Proceedings of the 20th International Symposium on Computer Architecture, pages 169-178, San Diego, CA, May 1993.
3. V. Agarwal, M. Hrishikesh, S. W. Keckler, and D. Burger. Clock rate versus IPC: The end of the road for conventional microarchitectures. In Proceedings of the 27th International Symposium on Computer Architecture, pages 248-259, Vancouver, Canada, June 2000.
4. T. Austin and D. Burger. Micro-30 SimpleScalar tutorial. Technical report, http://www.cs.wisc.edu/mscalar/ss/tutorial.html, 1997.
5. J.-L. Baer and T.-F. Chen. An effective on-chip preloading scheme to reduce data access penalty. In Proceedings of Supercomputing '91, pages 176-186, Albuquerque, NM, Nov. 1991.
6. B. Batson and T. N. Vijaykumar. Reactive associative caches. In The 2001 International Conference on Parallel Architectures and Compilation Techniques, pages 49-60, Bacelona, Spain, Sept. 2001.
7. L. A. Belady. A study of replacement algorithms for a virtual-storage computer. IBM Systems Journal, 5(2):79-101, 1966.
8. D. Bhandarkar and J. Ding. Performance characterization of the pentium pro processor. In Third International Symposium on High Performance Computer Architecture, pages 288-297, San Antonio, Texas, Feb. 1997.
9. F. Bodin and A. Seznec. Skewed associativity enhances performance predictability. In Proceedings of the 22nd International Symposium on Computer Architecture, pages 265-274, June 1995.
10. D. Burger, A. Kägi, and J. R. Goodman. Memory bandwidth limitations of future microprocessors. In Proceedings of the 23rd International Symposium on Computer Architecture, pages 78-89, Philadelphia, PA, May 1996.
11. B. Calder, D. Grunwald, and J. Emer. Predictive sequential associative cache. In Second International Symposium on High Performance Computer Architecture, pages 244-253, Feb. 1996.
12. J. Carter, W. Hsieh, L. Stoller, M. Swanson, L. Zhang, E. Brunvand, A. Davis, C.-C. Kuo, R. Kuramkote, M. Parker, L. Schaelicke, and T. Tateyama. Impulse: Building a smarter memory controller. In Fifth International Symposium on High Performance Computer Architecture, Orlando, FL, Jan. 1999.
13. C. Dulong. The IA-64 architecture at work. IEEE Computer, 31(7):24-32, July 1998.
14. S. Ghosh, M. Martonosi, and S. Malik. Precise miss analysis for program transformations with caches of arbitrary associativity. In Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 228-239, San Jose, CA, Oct. 1998.
15. G. Goff, K. Kennedy, and C. Tseng. Practical dependence testing. In Proceedings of the SIGPLAN '91 Conference on Programming Language Design and Implementation, pages 15-29, Toronto, Canada, June 1991.
16. E. G. Hallnor and S. K. Reinhardt. A fully associative software-managed cache design. In Proceedings of the 27th International Symposium on Computer Architecture, pages 107-116, Vancouver, Canada, June 2000.
17. P. Havlak and K. Kennedy. An implementation of interprocedural bounded regular section analysis. IEEE Transactions on Parallel and Distributed Systems, 2(3):350-360, July 1991.
18. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel. The microarchitecture of the Pentium 4 processor. Intel Technology Journal, (Q1 2001), 2001.
19. T. L. Johnson, M. C. Merten, and W. W. Hwu. Run-time spatial locality detection and optimization. In Proceedings of the 30th International Symposium on Microarchitecture, pages 57-64, Research Triangle Park, NC, Dec. 1997.
20. N. P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Proceedings of the 17th International Symposium on Computer Architecture, pages 364-373, Seattle, WA, June 1990.
21. M. Kandemir, A. Choudhary, J. Ramanujam, and P. Banerjee. A matrix-based approach to the global locality optimization problem. In The 1998 International Con ference on Parallel Architectures and Compilation Techniques, pages 306-313, Paris, France, Oct. 1998.
22. R. E. Kessler, R. Jooss, A. Lebeck, and M. D. Hill. Inexpensive implementations of set-associativity. In Proceedings of the 16th International Symposium on Computer Architecture, pages 131-139, Jerusalem, Israel, June 1989.
23. R. E. Kessler, E. McLellan, and D. Webb. The Alpha 21264 microprocessor architecture. Technical report, http://www.compaq.com/AlphaServer/download/ ev6chip.pdf, Nov. 1999.
24. C. Kim, D. Burger, and S. W. Keckler. An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In Proceedings of the 10th Symposium on Architectural Support for Programming Languages and Operating Systems, pages 211-222, Oct. 2002.
25. A. Lai, C. Fide, and B. Falsafi. Dead-block prediction and dead-block correlating prefetchers. In Proceedings of the 28th International Symposium on Computer Architecture, pages 144-154, Goteborg, Swenden, June 2001.
26. H. H. Lee and G. S. Tyson. Region-based caching: an energy-delay efficient memory architecture for embedded processors. In Proceedings of PACM (CASES'00), San Jose, California, Nov. 2000.
27. W. Lin, S. K. Reinhardt, and D.Burger. Reducing dram latencies with an integrated memory hierarchy design. In Seventh International Symposium on High Performance Computer Architecture, pages 301-312, Monterrey, Mexico, Jan. 2001.
28. S. A. McKee, R. H. Klenke, K. L. Wright, W. A. Wulf, M. H. Salinas, J. H. Aylor, and A. P. Batson. Smarter memory: Improving bandwidth for streamed references. IEEE Computer, 31(7):54-63, July 1998.
29. K. S. McKinley, J. Burrill, D. Burger, B. Cahoon, J. Gibson, J. E. B. Moss, A. Smith, Z. Wang, and C. Weems. The scale compiler. Technical report, 2005. http://ali-www.cs.umass.edu/~scale/.
30. K. S. McKinley, S. Carr, and C. Tseng. Improving data locality with loop transformations. ACM Transactions on Programming Languages and Systems, 18(4): 424-453, July 1996.
31. K. S. McKinley and O. Temam. Quantifying loop nest locality using SPEC'95 and the Perfect benchmarks. ACM Transactions on Computer Systems, 17(4):288-336, Nov. 1999.
32. T. Mowry, M. S. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. In Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 62-73, Boston, MA, Oct. 1992.
33. F. P. O'Connell and S. W. White. Power3: The next generation of PowerPC processors. IBM Journal of Research and Development, 44(6), 2000.
34. S. Palacharla and R. E. Kessler. Evaluating stream buffers as a secondary cache replacement. In Proceedings of the 21th International Symposium on Computer Architecture, pages 24-33, Chicago, IL, Apr. 1994.
35. J. Peir, Y. Lee, and W. W. Hsu. Capturing dynamic memory reference behavior with adaptive cache topology. In Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 240-250, Oct. 1998.
36. W. Pugh. A practical algorithm for exact array dependence analysis. Communications of the ACM, 35(8): 102-114, Aug. 1992.
37. J. A. Rivers, E. S. Tam, G. S. Tyson, E. S. Davidson, and M. Farrens. Utilizing reuse information in data cache management. In Proceedings of the 1997 ACM International Conference on Supercomputing, pages 449-456, Melbourne, Australia, July 1998.
38. Y. Smaragdakis, S. Kaplan, and P. Wilson. EELRU: Simple and effective adaptive page replacement. In Proceedings of the ACM SIGMETRICS Conference on Measurement & Modeling Computer Systems, pages 122-133, Atlanta, GA, May 1999.
39. R. A. Sugumar and S. G. Abraham. Efficient simulation of caches under optimal replacement with applications to miss characterization. In Proceedings of the ACM SIGMETRICS Conference on Measurement & Modeling Computer Systems, pages 24-35, Santa Clara, CA, May 1993.
40. O. Temam. An algorithm for optimally exploiting spatial and temporal locality in upper memory levels. IEEE Transactions on Computers, 48(2): 150-158, Feb. 1999.
41. Univerisity of Maryland. The Omega Library, 1996. http://www.cs.umd.edu/ projects/omega/.
42. Z. Wang. Cooperative Hardware/Software Caching for Next-Generation Memory Systems. PhD thesis, Dept. of Computer Science, University of Massachusetts, Amherst, Dec. 2003.
43. Z. Wang, D. Burger, S. K. Reinhardt, K. S. McKinley, and C. C. Weems. Guided region prefetching: A cooperative hardware/software approach. In Proceedings of the 30th International Symposium on Computer Architecture, pages 388-398, San Diego, California, June 2003.
44. Z. Wang, K. S. McKinley, A. L. Rosenberg, and C. C. Weems. Using the compiler to improve cache replacement decisions. In The 2002 International Conference on Parallel Architectures and Compilation Techniques, pages 199-208, Charlottesville, Virginia, Sept. 2002.
45. W. A. Wong and J. Baer. Modified LRU policies for improving second-level cache bahavior. In Sixth International Symposium on High Performance Computer Architecture, pages 49-60, Toulouse, France, Jan. 2000.
46. H. Yang, R. Govindarajan, G. R. Gao, and Z. Hu. Compiler-assisted cache replacement: Problem formulation and performance evaluation. In Proceedings of the Sixteenth Workshop on Languages and Compilers for Parallel Computing, pages 131-139, College Station, Texas, 2003.