A matrix-based approach to the global locality optimization problem

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 1998, Pages 306-313

  Kandemir, M ^a   Choudhary, A ^b   Ramanujam, J ^c   Banerjee, P ^b  

^a Syracuse University   (United States)

^b Northwestern University   (United States)

^c LOUISIANA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MATHEMATICAL TRANSFORMATIONS; MATRIX ALGEBRA; MEMORY ARCHITECTURE; METADATA; PARALLEL ARCHITECTURES; PROGRAM PROCESSORS;

DATA LAYOUT OPTIMIZATION; DATA TRANSFORMATION; DISTRIBUTED SHARED MEMORY; LOCALITY OPTIMIZATION; LOOP TRANSFORMATION; MATRIX BASED APPROACH; OPTIMIZING COMPILERS; TRANSFORMATION MATRICES;

LINEAR TRANSFORMATIONS;

EID: 0037722074     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.1998.727266     Document Type: Conference Paper

References (20)

1. J. Anderson, S. Amarasinghe, and M. Lam. Data and computation transformations for multiprocessors. In Proc. 5th SIGPLAN Symp. Prin. & Prac. Par. Prog., 1995.
2. J. Anderson and M. Lam. Global optimizations for parallelism and locality on scalable parallel machines. In Proc. SIGPLAN Conf. Prog. Lang. Design & Impl., pp. 112-125, 1993.
3. M. Cierniak and W. Li. Unifying data and control transformations for distributed shared memory machines. Proc. SIGPLAN Conf. Prog. Lang. Design & Impl., 1995.
4. S. Coleman and K. McKinley. Tile size selection using cache organization and data layout. In Proc. SIGPLAN Conf. Prog. Lang. Design & Impl., 1995.
5. J. Hennessy and D. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, 1995.
6. C. Huang and P. Sadayappan. Communication-free partitioning of nested loops. Jou. Par. & Dist. Comp., 19:90-102, 1993.
7. M. Kandemir, A. Choudhary, N. Shenoy, P. Banerjee, and J. Ramanujam. A hyperplane based approach for optimizing spatial locality in loop nests. In Proc. 12th ACM International Conference on Supercomputing, 1998.
8. M. Kandemir, J. Ramanujam, and A. Choudhary. A compiler algorithm for optimizing locality in loop nests. In Proc. 11th ACM International Conference on Supercomputing, pp. 269-276, 1997.
9. M. Kandemir, J. Ramanujam, and A. Choudhary. Compiler algorithms for optimizing locality and parallelism on shared and distributed memory machines. In Proc. 1997 Int. Conf. Para. Arch. & Comp. Tech. (PACT 97), pp. 236-247.
10. I. Kodukula, N. Ahmed, and K. Pingali. Data-centric multi-level blocking. In Proc. SIGPLAN Conf. Prog. Lang. Design & Impl., 1997.
11. S-T. Leung, and J. Zahorjan. Optimizing data locality by array restructuring. Technical Report TR 95-09-01, CSE Dept., University of Washinton, 1995.
12. W. Li. Compiling for NUMA parallel machines. Ph.D. Thesis, Cornell University, 1993.
13. K. McKinley, S. Carr, and C.W. Tseng. Improving data locality with loop transformations. ACM Transactions on Programming Languages and Systems, 1996.
14. NWChem: a computational chemistry package for parallel computers, version 1.1, 1995. High Performance Computational Chemistry Group, Pacific Northwest Laboratory.
15. M. O'Boyle, and P. Knijnenburg. Non-singular data transformations: Definition, validity, applications. In Proc. 6th Workshop on Compilers for Parallel Computers, pp. 287-297, 1996.
16. J. Torrellas, M. S. Lam, and J. L. Hennessey. False sharing and spatial locality in multiprocessor caches. IEEE Trans. Computers, 43(6):651-663, June 1994.
17. E. Torrie, C-W. Tseng, M. Martonosi, and M. W. Hall. Evaluating the impact of advanced memory systems on compiler-parallelized codes. In Proc. 1995 Int. Conf. Para. Arch. & Comp. Tech. (PACT 95).
18. M. Wolf, and M. Lam. A data locality optimizing algorithm. In Proc. ACM SIGPLAN 91 Conf. Programming Language Design and Implementation, pp. 30-44, 1991.
19. M. Wolfe. Iteration space tiling for memory hierarchies. In Proc. 3rd SIAM Conference on Parallel Processing for Scientific Computing, pp. 357-361, 1987.
20. M. Wolfe. High Performance Compilers for Parallel Computing, Addison-Wesley Publishing Company, 1996.