Energy-aware design techniques for differential power analysis protection

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 36-41

  Benini, Luca ^c   Macii, Alberto ^b   Macii, Enrico ^b   Omerbegovic, Elvira ^a   Poncino, Massimo ^d   Pro, Fabrizio ^a  

^a R and D Division   (Italy)

^b POLITECNICO DI TORINO   (Italy)

^c UNIVERSITY OF BOLOGNA   (Italy)

^d UNIVERSITY OF VERONA   (Italy)

Author keywords

Differential power analysis; Low power design

Indexed keywords

ALGORITHMS; CRYPTOGRAPHY; ENCODING (SYMBOLS); ENERGY UTILIZATION; LOGIC DESIGN; MASKS; MICROPROCESSOR CHIPS; POWER CONTROL;

DIFFERENTIAL POWER ANALYSIS;

SYSTEMS ANALYSIS;

EID: 0042591369     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775832.775845     Document Type: Conference Paper

References (24)

1. A. Menezes, P. van Oorschot, S. Vanstone, Handbook of Applied Cryptography, CRC Press, 1998.
2. B. Schneier, Applied Cryptography, II Edition, Wiley, 1996.
3. R. Anderson, Security Engineering: A Guide for Building Dependable Distributed Systems, Wiley, 2001.
4. D. Yuliang, M. Zhigang, W. Tao, "Implementation of RSA Cryptoprocessor based on Montgomery Algorithm," IEEE International Solid-State Circuits Conference, pp. 254-256, Jan. 1998.
5. J. Goodman, A. Chandrakasan, "An Energy-Efficient Reconfigurable Public-Key Cryptography Processor," IEEE Journal of Solid-State Circuits, vol. 36, no. 11, pp. 1808-1820, Nov. 2001.
6. L. Shuguo, Z. Runde, G. Yuanging, "A 1024-bit RSA Crypto-Coprocessor for Smart Cards," IEEE International Conference on ASICs, pp. 352-355, Sept. 2001.
7. O. Koemmerling, M. Kuhn, "Design Principles for Tamper-Resistant Smart Card Processors," USENIX Workshop on Smart Card Technology, pp. 9-20, May 1999.
8. P. Kocher, J. Ja, B. Jun, "Differential Power Analysis," CRYPTO 99: Advances in Cryptology, Springer-Verlag, pp. 388-397, 1999.
9. A. Shamir, "Protecting Smart Cards from Passive Power Analysis with Detached Power Supplies," CHES-00: International Workshop on Cryptographic Hardware and Embedded Systems Springer-Verlag, pp. 71-77, 2000.
10. P. Rakers, L. Connell, T. Collins, D. Russel, "Secure Contactless Smart Card ASIC with DPA Protection," IEEE Journal of Solid-State Circuits, vol. 36, no.3, pp. 559-565, March 2001.
11. T. Messerges, E. Dabbish, R. Sloan, "Examining Smart-Card security under the thread of power analysis attacks," IEEE Transactions on Computers, Vol. 51, no. 5, pp. 541-552, 2002.
12. S. Moore, R. Anderson, M. Kuhn, "Improving Smart Card Security using Self-Timed Circuit Technology," IEEE International Symposium on Ansychnronous Circuits and Systems, pp. 120-126, 2002.
13. H. Saputra, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, R. Brooks, S. Kim, W. Zhang, "Masking the Energy Behavior of DES Encryption," DATE-03: IEEE Design Automation and Test in Europe, pp. 84-89, 2003.
14. P. Kocher, "Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS and Other Systems," CRYPTO-96: Advances in Cryptology, Springer-Verlag, pp. 104-113, 1996.
15. S. Chari, C. Jutla, J. Rao, P. Rohatgi, "Towards Sound Approaches to Counteract Power-Analysis Attacks," CRYPTO-99: Advances in Cryptology, Springer-Verlag, pp. 398-412, 1999.
16. M. Hasan, "Power Analysis Attacks and Algorithmic Approaches to their Countermeasures for Koblitz Curve Cryptosystems," IEEE Transactions on Computers, Vol. 50, no. 10, pp. 1071-1083, Oct. 2001.
17. J. Golic, C. Tymen, "Multiplicative Masking and Power Analysis of AES," CHES-02: International Workshop on Cryptographic Hardware and Embedded Systems, Springer-Verlag, pp. 198-212, 2002.
18. M. Alidina, J. Monteiro, S. Devadas, A. Ghosh, M. Papaefthymiou, "Precomputation-based Sequential Logic Optimization for Low Power," IEEE Transactions on VLSI Systems, Vol. 2, no. 4, pp. 426-436, Dec. 1994.
19. V. Tiwari, S. Malik, P. Ashar, "Guarded Evaluation: Pushing Power Management to Logic Synthesis/Design," IEEE Transactions on CAD, Vol. 17, no. 10, pp. 1051-1060, Oct. 1998.
20. L. Benini, G. De Micheli, A. Lioy, E. Macii, G. Odasso, M. Poncino, "Synthesis of Power-Managed Sequential Components Based on Computational Kernel Extraction,", IEEE Transactions on CAD, Vol. 20, no. 9, pp. 1118-113, Sep. 2001.
21. L. Benini, G. De Micheli, E. Macii, M. Poncino, R. Scarsi, "Symbolic Synthesis of Clock-Gating Logic for Power Optimization of Synchronous Controllers," ACM Transactions on Design Automation of Electronic Systems, Vol. 4, No. 4, pp. 351-375, Oct. 1999.
22. G. Lakshminarayana, A. Raghunathan, K. S. Khouri, N. K. Jha, S. Dey, "Common-Case Computation: A High-Level Technique for Power and Performance Optimization," DAC-36: ACM/IEEE Design Automation Conference, pp. 56-61, June 1999.
23. L. Benini, G. De Micheli, Dynamic Power Management of Electronic Systems, Kluwer Academic Publishers, 1998.
24. T. S. Messerges, E. A. Dabbish, R. H. Sloan, "Power Analysis Attacks of Modular Exponentiation in Smartcards," CHES-99: International Workshop on Cryptographic Hardware and Embedded Systems Springer-Verlag, pp. 144-157, 1999.