An analysis of the CORDIC algorithm for direct digital frequency synthesis

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn 2002-January, Issue , 2002, Pages 111-119

  Kang, Chang Yong ^a   Swartzlander, E E ^a  

^a The University of Texas at Austin   (United States)

Author keywords

Algorithm design and analysis; Analog digital conversion; Artificial intelligence; Digital filters; Digital to frequency converters; Frequency conversion; Frequency synthesizers; Low pass filters

Indexed keywords

ANALOG TO DIGITAL CONVERSION; ARTIFICIAL INTELLIGENCE; COMPUTER ARCHITECTURE; DIGITAL COMPUTERS; DIGITAL FILTERS; DIGITAL INTEGRATED CIRCUITS; DIGITAL TO ANALOG CONVERSION; ERROR ANALYSIS; FREQUENCY SYNTHESIZERS; JAMMING; LOW PASS FILTERS; OPTICAL FREQUENCY CONVERSION; SYNTHESIS (CHEMICAL);

ALGORITHM DESIGN AND ANALYSIS; CO-ORDINATE ROTATION DIGITAL COMPUTERS; CORDIC ALGORITHMS; DAC (DIGITAL-TO-ANALOG CONVERTER); DATA PATHS; DIRECT DIGITAL FREQUENCY SYNTHESIS; ERROR BOUND;

ALGORITHMS;

EID: 4344600061     PISSN: 10636862     EISSN: None     Source Type: Journal    
DOI: 10.1109/ASAP.2002.1030709     Document Type: Article

References (12)

1. H. T. Nicholas, III and H. Samueli, "A 150-MHz direct digital frequency synthesizer in 1.25-μm CMOS with -90-dBc spurious performance, " IEEE J. Solid-State Circuits, vol. 26, pp. 1959-1969, 1991.
2. J. Tierney, C. M. Rader, and B. Gold, "A digital frequency synthesizer, " IEEE Trans. Audio Electroacoust., vol. Au-19, pp. 48-56, 1971.
3. H. T. Nicholas, III and H. Samueli, "An analysis of the output spectrum of direct digital frequency synthesizers in the presence of phase accumulator truncation, " 41st Annu. Frequency Contr. Symp. (USERACOM), May 1987, pp. 495-502.
4. M. J. Flanagan and G. A. Zimmerman, "Spur-reduced digital sinusoid synthesis, " IEEE Trans. Communications, vol. 43, pp. 2254-2262, 1995.
5. L. E. Larson, RF and Microwave Circuit Design for Wireless Communications, Norwood, MA: Artech House, 1996, pp. 338-344.
6. A. Madisetti, A. Y. Kwentus, and A. N. Willson, Jr. "A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range, " IEEE J. Solid-State Cir cuits, vol. 34, pp. 1034-1043, 1999.
7. G. C. Gielis, R. van de Plassche, and J. van Valburg, "A 540-MHz 10-b polar-to-cartesian converter, " IEEE J. Solid-State Circuits, vol. 26, pp. 1645-1650, 1991.
8. J. Volder, "The CORDIC trigonometric computing technique, " IRE Trans. Electron. Comput., vol. EC-8, pp. 330-334, 1959.
9. Y. H. Hu, "The quantization effects of the CORDIC algorithm, " IEEE Trans. Signal Processing, vol. 40, pp. 834-844, 1992.
10. B. Parhami, Computer Arithmetic: A lgorithms and Hardware Designs, New York, NY: Oxford University Press, 2000.
11. R. F. Shaw, "Arithmetic operations in a binary computer, " Rev. Sci. Instrum., vol. 21, pp. 687-693, 1950.
12. M. Park, S. Choi, S. Kim, K. Kim, and J. Lee, "A digital sinusoid synthesis based on the postscaled CORDIC, " Proc. APCC/OECC'99, vol. 2, 1999, pp. 948-951.