Analysis of power/ground-plane EMI decoupling performance using the partial-element equivalent circuit technique

IEEE Transactions on Electromagnetic Compatibility

Volumn 43, Issue 4, 2001, Pages 437-445

  Archambeault, Bruce ^a,b   Ruehli, Albert E ^a,c  

^a IEEE   (United States)

^b IBM   (United States)

^c IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Decoupling; EMC; EMI; EMI EMC; Partialelement equivalent circuit; PCB; PEEC

Indexed keywords

PARTIAL-ELEMENT EQUIVALENT CIRCUIT (PEEC) MODELING;

COMPUTER SIMULATION; ELECTROMAGNETIC COMPATIBILITY; ELECTROMAGNETIC WAVE EMISSION; EQUIVALENT CIRCUITS; MATHEMATICAL MODELS; PRINTED CIRCUIT BOARDS; SIGNAL INTERFERENCE;

PRINTED CIRCUIT DESIGN;

EID: 0035519080     PISSN: 00189375     EISSN: None     Source Type: Journal    
DOI: 10.1109/15.974623     Document Type: Article

References (18)

1. Large scale circuit problems arising from electrical design of LSI chips and packages
2. Modeling the effectiveness of decoupling capacitors for multilayer PCBs
3. Extraction of equivalent circuit models of package power supply distribution systems from full wave EM field simulations
4. Modeling of power distribution systems in PCs
5. Computation of switching noise in printed circuit boards
6. Equivalent circuit models for three dimensional multiconductor systems
7. Overview and recent progress for the partial element equivalent circuit (PEEC) method
8. Model reduction for PEEC models including retardation
9. Analyzing power/ground plane decoupling performance using the PEEC simulation technique
10. A MoM solution for the EFIE applicable to any combination of thin-wire and surface scatterers down to low frequencies
11. Solving electrical field integral equations and very low frequencies
12. Electrical package modeling including voltage and ground reference planes using the partial element equivalent circuit (PEEC) method
13. Printed circuit board decoupling capacitor performance for optimum EMC Design
14. Analysis of 3D interconnect structures with PEEC using SPICE
15. Pattern independent maximum current estimation in power and ground busses in CMOS VLSI circuits: Algorithms, signal correlations and their resolution