Estimating the power bus impedance of printed circuit boards with embedded capacitance

IEEE Transactions on Advanced Packaging

Volumn 25, Issue 3, 2002, Pages 424-432

  Xu, Minjia ^a   Hubing, Todd H ^b  

^a HEWLETT PACKARD COMPANY   (United States)

^b University of Missouri Rolla   (United States)

Author keywords

Cavity theory; Conduction loss; Dielectric loss; Embedded capacitance (buried capacitance); Power bus decoupling; Power bus impedance; Power bus modeling; Power bus noise (delta I noise, ground bounce noise, simultaneous switching noise); Power bus resonance

Indexed keywords

CAPACITANCE; COMPUTATIONAL METHODS; DIELECTRIC LOSSES; ELECTRIC IMPEDANCE; POWER ELECTRONICS;

POWER BUS IMPEDENCE;

PRINTED CIRCUIT BOARDS;

EID: 0036706222     PISSN: 15213323     EISSN: None     Source Type: Journal    
DOI: 10.1109/TADVP.2002.806733     Document Type: Conference Paper

References (30)

1. B. D. McCredie and W. D. Becker, "Modeling, measurement, and simulation of simultaneous switching noise," IEEE Trans. Comp., Packag., Manufact. Technol. B, vol. 19, pp. 461-472, Aug. 1996.
2. K. Lee and A. Barber, "Modeling and analysis of multichip module power supply planes," IEEE Trans. Comp., Packag., Manufact. Technol. B, vol. 18, pp. 628-639, Nov. 1995.
3. S. Radu and D. M. Hockanson, "An investigation of PCB radiated emissions from simultaneous switching noise," in Proc. IEEE Int. Symp. Electromagn. Compat., Seattle, WA, Aug. 1999, pp. 893-898.
4. T. H. Hubing, J. L. Drewniak, T. P. Van Doren, and D. M. Hockanson, "Power bus decoupling on multiplayer printed circuit boards," IEEE Trans. Electromagn. Compat., vol. 37, pp. 155-166, May 1995.
5. J. Sisler, "Eliminating capacitors from multi-layer PCB'S," Printed Circuit Design, vol. 8, no. 7, pp. 14-23, Jul. 1991.
6. J. R. Howard, "Buried capacitance technology," in Proceedings of the Technical Program. Edina, MN: Surface Mount International, Sept. 1992, pp. 547-555.
7. V. Ricchiuti, A. Orlandi, and G. Antonini, "Buried capacitance technology for power bus decoupling on high speed digital PCB'S," in Proc. 14th Int. Zurich Symp. Electromagn. Compat., Zurich, Switzerland, Feb. 2001.
8. M. Xu, T. H. Hubing, T. P. Van Doren, J. L. Drewniak, and R. E. DuBroff, "Modeling printed circuit boards with embedded decoupling capacitance," in Proc. 14th Int. Zurich Symp. Electromagn. Compat., Zurich, Switzerland, Feb. 2001.
9. L. D. Smith, R. E. Anderson, D. W. Forehand, T. J. Pelc, and T. Roy, "Power distribution system design methodology and capacitor selection for modern CMOS technology," IEEE Trans. Adv. Packag., vol. 22, pp. 284-291, Aug. 1999.
10. H. W. Johnson and M. Graham, High-Speed Digital Design: A Hand-book of Black Magic. Englewood Cliffs, NJ: Prentice-Hall, 1993, ch. 8.
11. T. P. Van Doren, "Power bus noise estimation algorithm," UMR Electromagn. Compat. Lab. Rep., Rolla, MO, TR99-3-024, Mar. 1999.
12. B. J. Rubin and W. D. Becker, "The modeling of delta-I noise in high performance computer modules," in Proc. Conf. Rec. 17th Asilomar Conf. Circuit, Syst., Comput., Pacific Grove, CA, Nov. 1983, pp. 445-452.
13. I. Novak, "Reducing simultaneous switching noise and EMI on ground/power planes by dissipative edge termination," IEEE Trans. Adv. Packag., vol. 22, pp. 274-283, Aug. 1999.
14. J. Fan, J. L. Drewniak, H. Shi, and J. L. Knighten, "DC power-bus modeling and design with a mixed-potential integral equation formulation and circuit extraction," IEEE Trans. Electromagn. Compat., vol. 43, pp. 426-436, Nov. 2001.
15. S. Van den Berghe, F. Olyslager, D. De Zutter, J. De Moerloose, and W. Temmerman, "Study of the ground bounce caused by power plane resonances," IEEE Trans. Electromagn. Compat., vol. 40, pp. 111-119, May 1998.
16. Y. Ji and T. H. Hubing, "EMAP5: A 3-D hybrid FEM/MoM code," Appl. Computat. Electromagn. Soc. J., vol. 15, no. 1, pp. 1-12, Mar. 2000.
17. Y. T. Lo, D. Solomon, and W. F. Richards, "Theory and experiment on microstrip antennas," IEEE Trans. Antennas Propagat., vol. 27, pp. 137-145, Mar. 1979.
18. G. T. Lei, R. W. Techentin, and B. K. Gilbert, "High-frequency characterization of power/ground-plane structures," IEEE Trans. Microwave Theory Tech., vol. 47, pp. 562-569, May 1999.
19. T. Okoshi, Planar Circuits for Microwaves and Lightwaves. Munich, Germany: Springer-Verlag, 1985, ch. 2.
20. Z. L. Wang, O. Wada, Y. Toyota, and R. Koga, "An improved closed-form expression for accurate and rapid calculation of power/ground plane impedance in multilayer PCBs," in Proc. Symp. Electromagn. Theory, Toyama, Japan, Oct. 2000, EMT-00-68.
21. K. Lee and W. Chen, Advances in Microstrip and Printed Antennas. New York: Wiley, 1997, ch. 5.
22. K. R. Carver and J. W. Mink, "Microstrip antenna technology," IEEE Trans. Antennas Propagat., vol. AP-29, pp. 2-24, Jan. 1981.
23. S. Ramo and J. R. Whinnery, Fields and Waves in Modem Radio, 2nd ed. New York: Wiley, 1953, ch. 8.
24. A. Benalla and K. C. Gupta, "Faster computation of Z-matrices for rectangular segments in planar microstrip circuits," IEEE Trans. Microwave Theory Tech., vol. MTT-34, pp. 733-736, Jun. 1986.
25. M. Xu, Y. Ji, T. H. Hubing, T. P. Van Doren, and J. L. Drewniak, "Development of a closed-form expression for the input impedance of power-ground plane structure," in Proc. IEEE Int. Symp. Electromagn. Compat., Washington, DC, Aug. 2000, pp. 77-82.
26. D. M. Pozar, Microwave Engineering, New York: Wiley, 1997, ch. 6.
27. C. A. Balanis, Antenna Theory: Analysis and Design. New York: Wiley, 1997, ch. 14.
28. J. R. James, P. S. Hall, and C. Wood, Microstrip Antenna: Theory and Design, Stevenage, UK: Peter Peregrinus Ltd., 1981, ch. 4.
29. "Embedded Decoupling Capacitance (EDC) Project-Final Rep.," National Center for Manufacturing Sciences, Ann Arbor, MI, NCMS Rep. 0091RE00, Dec. 2000.
30. M. Xu, T. H. Hubing, J. Chen, J. L. Drewniak, T. P. Van Doren, and R. E. DuBroff, "Mitigating power bus noise with embedded capacitance in PCB designs," in Proc. IEEE Int. Symp. Electromagn. Compat., Montreal, QC, Canada, Aug. 2001, pp. 487-489.