Timing analysis considering temporal supply voltage fluctuation

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2, Issue , 2005, Pages 1098-1101

  Hashimoto, Masanori ^a,b   Yamaguchi, Junji ^a   Sato, Takashi ^a   Onodera, Hidetoshi ^a  

^a KYOTO UNIVERSITY   (Japan)

^b OSAKA UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

TIMING CIRCUITS;

GATE PROPAGATION DELAYS; NOISE WAVEFORMS; STATIC TIMING ANALYSIS; SUPPLY-VOLTAGE FLUCTUATION; TEMPORAL NOISE; TIMING ANALYSIS; VOLTAGE FLUCTUATIONS;

COMPUTER AIDED DESIGN;

EID: 33646254740     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1120725.1120833     Document Type: Conference Paper

References (10)

1. T, Mitsuhashi and E. S. Kuh, 'Power and Ground Network Topology Optimization for Cell Based VLSIs,"Proc. DAC, pp.524-529, 1992.
2. L. Smith, 'Decoupling Capacitor Calculations for CMOS Circuits," Proc. F.PEP, pp.101-105, 1994.
3. J.-J. Liou, A, Krstic, Y.-M. Jiang and K.-T. Cheng, 'Path Selection and Pattern Generation for Dynamic Timing Analysis Considering Power Supply Noise Effects," Proc. ICCAD, pp. 493-496, 2000.
4. G. Bai, S. Bobba and I. N. Hajj, 'Static Timing Analysis Inciudeing Power Supply Noise Effect on Propagation Delay in VLSI Circuits," Proc. QAC,2001.
5. L. H. Chen, M. Marek-Sadowska and E Brewer, 'Coping with Buffer Delay Change due to Power and Ground Noise," Proc. DAC, pp. 860865, 2002.
6. S. Pant, D. Blaauw, V, Zolotov, S. Sundareswaran and R. Panda, "Vectorless Analysis of Supply Noise Induced Delay Variation," Proc. IC CAD, pp.184-f91, 2003.
7. R. Ahmadi and F. N. Najm, 'Timing Analysis in Presence of Power Supply and Ground Voltage Variations," Proc. ICCAD, pp.176-183, 2003.
8. M. Hashimoto, J. Yamaguchi and H. Onodera, 'Timing Analysis Considering Spatial Power/Ground Level Variation," Proc. ICCAD, to appear.
9. M. Saint-Laurent and M. Swaminathan, 'Impact of Power-Supply Noise on Timing in High-Frequency Microprocessors," IEEE Tram. Advanced Packaging, Vol. 27, No. 1, Feb. 2004.
10. M. Horowitz and W. Dally, 'How Scaling Will Change Processor Architecture "Proc. ISSCC, pp.132-133, 2004.