A framework for modeling and optimization of prescient instruction prefetch

Performance Evaluation Review

Volumn 31, Issue 1, 2003, Pages 13-24

  Aamodt, Tor M ^a,c   Marcuello, Pedro ^b   Chow, Paul ^c   González, Antonio ^b   Hammarlund, Per ^a   Wang, Hong ^a   Shen, John P ^a  

^a INTEL CORPORATION   (United States)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^c UNIVERSITY OF TORONTO   (Canada)

Author keywords

Analytical Modeling; Helper Threads; Instruction Prefetch; Multithreading; Optimization; Path Expressions

Indexed keywords

ALGORITHMS; BUFFER STORAGE; COMPUTATIONAL METHODS; MARKOV PROCESSES; MATHEMATICAL MODELS; OPTIMIZATION;

ANALYTICAL MODELING; HELPER THREADS; INSTRUCTION PREFETCH; MULTITHREADING; PATH EXPRESSIONS;

PROGRAMMING THEORY;

EID: 33646170275     PISSN: 01635999     EISSN: 01635999     Source Type: Conference Proceeding    
DOI: 10.1145/885651.781030     Document Type: Conference Paper

References (28)

1. M. Annavaram, J. M. Patel, and E. S. Davidson. Data Prefetching by Dependence Graph Precomputation. In 28th International Symposium on Computer Architecture, pages 52-61, 2001.
2. P. P. Chang, S. A. Mahlke, and W. Hwu. Using Profile Information to Assist Classic Code Optimizations. Software - Practice and Experience, 21(12):1301-1321, 1991.
3. R. S. Chappell, J. Stark, S. P. Kim, S. K. Reinhardt, and Y. N. Patt. Simultaneous Subordinate Microthreading (SSMT). In 26th International Symposium on Computer Architecture, pages 186-195, 1999.
4. R. S. Chappell, F. Tseng, A. Yoaz, and Y. N. Patt. Difficult-Path Branch Prediction Using Subordinate Microthreads. In 29th International Symposium on Computer Architecture, pages 307-317, 2002.
5. J. D. Collins, D. M. Tullsen, H. Wang, and J. P. Shen. Dynamic Speculative Precomputation. In 34th International Symposium on Microarchitecture, pages 306-317, 2001.
6. J. D. Collins, H. Wang, D. M. Tullsen, C. Hughes, Y.-F. Lee, D. Lavery, and J. P. Shen. Speculative Precomputation: Long-Range Prefetching of Delinquent Loads. In 28th International Symposium on Computer Architecture, pages 14-25, 2001,
7. M. Dubois and Y. Song. Assisted execution. Technical Report CENG 98-25, Department of EE-Systems, University of Southern California, Oct. 1998.
8. J. Emer. Simultaneous multithreading: Multiplying alpha's performance. Microprocessor Forum, Oct. 1999.
9. D. W. Hammerstrom and E. S. Davidson. Information Content of CPU Memory Referencing Behavior. In 4th International Symposium on Computer Architecture, pages 184-192, 1977.
10. G. Hinton and J. Shen. Intel's multi-threading technology. Microprocessor Forum, Oct. 2001.
11. J. Huck, D. Morris, J. Ross, A. Knies, H. Mulder, and R. Zahir. Introducing the IA-64 Architecture. IEEE Micro, 20(5):12-23, 2000.
12. Intel Corporation. Special Issue on Intel HyperThreading Technology in Pentium® 4 Processors. Intel Technology Journal. Q1 2002.
13. S. S. Liao, P. H. Wang, H. Wang, G. Hoflehner, D. Lavery, and J. P. Shen. Post-Pass Binary Adaptation for Software-Based Speculative Precomputation. In SIGPLAN 2002 Conference on Programming Language Design and Implementation, pages 117-128, 2002.
14. C.-K. Luk. Tolerating Memory Latency Through Software-Controlled Pre-execution in Simultaneous Multithreading Processors. In 28th International Symposium on Computer Architecture, pages 40-51, 2001.
15. P. Marcuello and A. Gonzlez. Thread-Spawning Schemes for Speculative Multithreading. In 8th International Symposium on High-Performance Computer Architecture, pages 55-64, 2002.
16. A. Moshovos, D. N. Pnevmatikatos, and A. Baniasadi. Slice-Processors: An Implementation of Operation-Based Prediction. In 15th International Conference on Supercomputing, pages 321-334, 2001.
17. G. Ramalingam. Data flow frequency analysis. In SIGPLAN 1996 Conference on Programming Language Design and Implementation, pages 267-277, 1996.
18. G. Reinman, B. Calder, and T. Austin. Fetch Directed Instruction Prefetching. In 32nd International Symposium on Microarchitecture, pages 16-27, 1999.
19. A. Roth and G. S. Sohi. Speculative Data-Driven Multithreading. In 7th International Symposium on High-Performance Computer Architecture, pages 37-48, 2001.
20. A. Roth and G. S. Sohi. A Quantitative Framework for Automated Pre-Execution Thread Selection. In 35th International Symposium on Microarchitecture, pages 430-441, 2002.
21. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In 10th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 45-57, 2002.
22. R. E. Tarjan. A Unified Approach to Path Problems. Journal of the ACM, 28(3):577-593, 1981.
23. R. E. Tarjan. Fast Algorithms for Solving Path Problems. Journal of the ACM, 28(3):594-614, 1981.
24. D. M. Tullsen, S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, and R. L. Stamm. Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor. In 23rd International Symposium on Computer Architecture, pages 191-202, 1996.
25. D. M. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous Multithreading: Maximizing On-Chip Parallelism. In 22nd International Symposium on Computer Architecture, pages 392-403, 1995.
26. M. Weiser. Program slicing. In 5th International Conference on Software Engineering, pages 439-449, 1981.
27. C. Zilles and G. Sohi. Execution-based prediction using speculative slices. In 28th International Symposium on Computer Architecture, pages 2-13, 2001.
28. C. B. Zilles and G. S. Sohi. Understanding the backward slices of performance degrading instructions. In 27th International Symposium on Computer Architecture, pages 172-181, 2000.