Thread-spawning schemes for speculative multithreading

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn 2002-January, Issue , 2002, Pages 55-64

  Marcuello, P ^a   Gonzalez A ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

Algorithms; Computer architecture; Hardware; Microarchitecture; Multithreading; Parallel processing; Performance analysis; Program processors; Proposals; Yarn

Indexed keywords

ALGORITHMS; COMPUTER HARDWARE; MULTIPROCESSING SYSTEMS; MULTITASKING; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS; SUBROUTINES; SUPERCOMPUTERS; WIND EFFECTS; YARN;

MICRO ARCHITECTURES; MULTI-THREADING; PARALLEL PROCESSING; PERFORMANCE ANALYSIS; PROPOSALS;

COMPUTER ARCHITECTURE;

EID: 84949806622     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2002.995698     Document Type: Conference Paper

References (26)

1. H. Akkary and M.A. Driscoll, "A Dynamic Multithreading Processor", in Proc. 31st. Ann. Int. Symp. on Microarchitecture, 1998.
2. L. Codrescu and D. Wills, "On Dynamic Speculative Thread Partitioning and the MEM-Slicing Algorithm", on Proc. of the Int. Conf. on Parallel Architectures and Compilation Techniques, pp. 40-46, 1999
3. J. Collins et al., "Speculative Precomputation: Long Range Prefetching of Delinquent Loads", in Proc. of the 28th. Int. Symp. on Computer Architecture, 2001.
4. P.K. Dubey, K. O'Brien, K.M. O'Brien and C. Barton, "Single-Program Speculative Multithreading (SPSM) Architecture: Compiler-Assisted Fine-Grained Multithreading", in Proc. of the Int. Conf on Parallel Architectures and Compilation Techniques, pp. 109-121, 1995.
5. M. Franklin and G. Sohi, "The Expandable Split Window Paradigm for Exploiting Fine Grain parallelism", in Proc. of the Int. Symp. on Computer Architecture, pp. 58-67, 1992.
6. F. Gabbay and A. Mendelson, "Speculative Execution Based on Value Prediction", Technical Report #1080, Technion, 1996.
7. S. Gopal, T.N. Vijaykumar, J. E. Smith and G. S. Sohi, "Speculative Versioning Cache", in Proc. 4th Int. Symp. on High-Performance Computer Architecture, 1998.
8. L. Hammond, M. Willey and K. Olukotun, "Data Speculation Support for a Chip Multiprocessor", in Proc. of Int. Conf. on Architectural Support for Prog. Lang. and Operating Systems, 1998
9. G. A. Kemp and M. Franklin, "PEWs: A Decentralized Dynamic Scheduler for ILP Processing", in Proc. of the Int. Conf. on Parallel Processing, pp. 239-246, 1996.
10. V. Krishnan and J. Torrellas, "Hardware and Software Support for Speculative Execution of Sequential Binaries on a Chip-Multiprocessor", in Proc. of ACM Int. Conf. on Supercomputing, pp. 85-92, 1998
11. C. Luk, "Tolerating Memory Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors", in Proc. of the 28th. Int. Symp. on Computer Architecture, pp. 40-51, 2001.
12. P. Marcuello, A. González and J. Tubella, "Speculative Multithreaded Processors", in Proc. of the 12th Int. Conf. on Supercomputing, pp. 77-84, 1998.
13. P. Marcuello and A. González, "Clustered Speculative Multithreaded Processors", in Proc. of the 13th Int. Conf. on Supercomputing, pp. 365-372 1999.
14. P. Marcuello, J. Tubella and A. González, "Value Prediction for Speculative Multithreaded Architectures", in Proc. of the 32th. Int. Conf. on Microarchitecture, pp. 230-236, 1999.
15. P. Marcuello and A. González, "A Quantitative Assessment of Thread-Level Speculation Techniques", in Proc. of the 15th. Int. Parallel and Distributed Processing Symposium, 2000.
16. J. Oplinger, D. Heine and M. Lam, "In Search of Speculative Thread-Level Parallelism", Proc. of the Int. Conf. on Parallel Architectures and Compilation Techniques, pp. 303-313, 1999.
17. E. Rotenberg, Q. Jacobson, Y. Sazeides and J.E. Smith, "Trace Processors", in Proc. of the 30th. Int. Symp. on Microarchitecture, pp. 138-148, 1997.
18. E. Rotenberg, S. Bennett and J.E. Smith, "Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching", in Proc. of 29th Int. Symp. on Microarchitecture, 1996.
19. Y. Sazeides, S. Vassiliadis and J.E. Smith, "The Performance Potential of Data Dependence Speculation & Collapsing", in Proc. of the 29th. Int. Symp on Microarchitecture, Dec. 1996.
20. Y. Sazeides and J.E. Smith, "Implementations of Context-Based Value Predictors", Technical Report #ECE-TR-97-8, University of Wisconsin-Madison, 1997.
21. G. Sohi, S.E. Breach and T.N. Vijaykumar, "Multiscalar Processors", in Proc. of the Int. Symp. on Computer Architecture, pp. 414-425,1995.
22. A.Srivastava and A.Eustace,"ATOM: A system for building customized program analysis tools", in Proc.of the Int. Conf. on Programming languages Design and Implementation, 1994
23. J. Steffan and T. Mowry, "The Potential of Using Thread-Level Data Speculation to Facilitate Automatic Parallelization", in Proc. 4th Int. Symp. on High-Performance Computer Architecture, pp. 2-13, 1998
24. J.Y. Tsai and P-C. Yew, "The Superthreaded Architecture: Thread Pipelining with Run-Time Data Dependence Checking and Control Speculation", in Proc. of the Int. Conf. on Parallel Architectures and Compilation Techniques, pp. 35-46, 1996.
25. T.N. Vijaykumar, "Compiling for the Multiscalar Architecture", Ph. D. Thesis, University of Wisconsin-Madison, 1998.
26. C. Zilles and G. Sohi, "Execution-Based Prediction using Speculative Slices", in Proc. of the 28th. Int. Symp. on Computer Architecture, pp. 2-13, 2001.