A new dynamic gain control algorithm for speed enhancement of digital-phase locked loops (DPLLs)

Signal Processing

Volumn 86, Issue 7, 2006, Pages 1426-1434

  Banerjee, T ^a   Sarkar, B C ^a  

^a UNIVERSITY OF BURDWAN   (India)

Author keywords

Loop gain; Transient response, stability criteria; Zero crossing digital phase locked loop (ZC DPLL)

Indexed keywords

ALGORITHMS; DATA ACQUISITION; DIGITAL FILTERS; INVARIANCE; PHASE LOCKED LOOPS; STABILITY CRITERIA;

LOOP GAIN; TRANSIENT RESPONSE; ZERO-CROSSING DIGITAL-PHASE LOCKED LOOP (ZC-DPLL);

GAIN CONTROL;

EID: 33646121279     PISSN: 01651684     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sigpro.2005.07.028     Document Type: Article

References (11)

1. Lindsey W.C., and Chie C.M. A survey of digital phase lock loops. Proc. IEEE. 69 (April 1981) 410-431
2. Zoltowski M. Some advances and refinements in digital phase locked loops (DPLLs). Signal Processing 81 (2001) 735-789
3. Banerjee T., and Sarkar B.C. Phase error dynamics of a class of DPLLs in presence of co channel interference. Signal Processing 85 (June 2005) 1139-1147
4. Banerjee T., and Sarkar B.C. Phase error dynamics of a class of modified second order digital phase-locked loops in the background of co channel interference. Signal Processing 85 (August 2005) 1611-1622
5. Sarkar B.C., and Chattopadhyay S. Novel quick-response digital phase-locked loop. Electron. Lett. 24 (November 1988) 1263-1264
6. Tang Y., Ismail M., and Bibyk S. A new fast-settling gearshift adaptive PLL to extend loop bandwidth enhancement in frequency synthesizers. Proceedings-IEEE Internat. Symp. Circuits Systems 4 (2002) IV/787-IV/790
7. Chiueh T.D., Yang J.-B., and Wu J.-S. Design and implementation of a low-voltage fast-switching mixed-signal-controlled frequency synthesizer. IEEE Trans. Circuits Systems II: Analog Digital Signal Process. 48 10 (2001) 961-971
8. R. Kuppuswamy, K. Callahan, K. Wong, D. Ratchen, G. Taylor, On-die clock jitter detector for high speed microprocessors, IEEE Symposium on VLSI Circuits, Digest of Technical Papers (CIRCUITS SYMP.), 2001, pp. 187-190.
9. Osborne H.C. Stability analysis of an Nth power digital phase-locked loop-part II: second and third order DPLL's. IEEE Trans. Commun. COM-28 (August 1980) 1355-1364
10. Bernstein G.M., Liberman M.A., and Lichtenberg A.J. Nonlinear dynamics of a digital phase locked loop. IEEE Trans. Commun. 37 (October 1989) 1062-1070
11. Hilborn R.C. Chaos and Nonlinear Dynamics: an Introduction for Scientists and Engineers. Second edition (2000), Oxford University press, Oxford