Design and implementation of a low-voltage fast-switching mixed-signal-controlled frequency synthesizer

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 48, Issue 10, 2001, Pages 961-971

  Chiueh, Tzi Dar ^a   Yang, Jin Bin ^a,b   Wu, Jen Shi ^a,c  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b MEDIATEK INC   (Taiwan)

^c VXIS Technology Corporation   (Taiwan)

Author keywords

Frequency synthesizer; Mixed signal control; Phase locked loop (PLL)

Indexed keywords

ALGORITHMS; BUFFER CIRCUITS; CMOS INTEGRATED CIRCUITS; ELECTRIC POWER SUPPLIES TO APPARATUS; FREQUENCY DIVIDING CIRCUITS; INTEGRATED CIRCUIT MANUFACTURE; INTERPOLATION; JITTER; OSCILLATORS (ELECTRONIC); PHASE LOCKED LOOPS;

ALL DIGITAL PHASE LOCKED LOOP; BINARY SEARCH ALGORITHM; DELAY INTERPOLATION TECHNIQUE; MIXED-SIGNAL CONTROLLED OSCILLATOR;

FREQUENCY SYNTHESIZERS;

EID: 0035493809     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.974785     Document Type: Article

References (13)

1. Charge-pump phase-lock loops
2. A 15-150 MHz, all-digital phase-locked loop with 50-cycle lock time for high-performance low-power micro-processors
3. Challenges in portable RF transceiver design
4. Precise delay generation using coupled oscillators
5. Delta-Sigma modulation in fractional-N frequency synthesis
6. A multiple modulator fractional divider
7. An interpolating clock synthesizer
8. Low-jitter process-independent DLL and PLL based on self-biased techniques
9. A true single-phase-clock dynamic CMOS circuit technique
10. New single-clock CMOS latches and flipflops with improved speed and power savings
11. A 320 MHz, 1.5 mW @ 1.35V CMOS PLL for microprocessor clock generation
12. A high-swing, high-impedance MOS cascode circuit