Phase error dynamics of a class of modified second-order digital phase-locked loops in the background of cochannel interference

Signal Processing

Volumn 85, Issue 8, 2005, Pages 1611-1622

  Banerjee, Tanmoy ^a   Sarkar, B C ^a  

^a UNIVERSITY OF BURDWAN   (India)

Author keywords

Bifurcation phenomena; Cochannel interference; Nonuniform sampling digital phase locked loop (NUS DPLL); Stability criteria

Indexed keywords

BIFURCATION (MATHEMATICS); COCHANNEL INTERFERENCE; COMMUNICATION CHANNELS (INFORMATION THEORY); DIGITAL SIGNAL PROCESSING; ERROR ANALYSIS; OSCILLATORS (ELECTRONIC); PHASE CONTROL; STABILITY CRITERIA; TIME VARYING SYSTEMS;

BIFURCATION PHENOMENA; CARRIER RECOVERY CIRCUITS; DIGITALLY CONTROLLED OSCILLATOR (DCO); NONUNIFORM SAMPLING DIGITAL PHASE-LOCKED LOOP (NUS-DPLL);

PHASE LOCKED LOOPS;

EID: 19844369872     PISSN: 01651684     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sigpro.2005.03.002     Document Type: Article

References (14)

1. W.C. Lindsey, and C.M. Chie A survey of digital phase lock loops Proc. IEEE 69 4 April 1981 410 431
2. A. Weinberg, and B. Liu Discrete time analysis of nonuniform sampling first- and second-order digital phase locked loops IEEE Trans. Comm. COM-22 February 1974 123 137
3. H.C. Osborne Stability analysis of an Nth power digital phase-locked loop - part II: second and third order DPLL's IEEE Trans. Comm. COM-28 8 August 1980 1355 1364
4. G.M. Bernstein, M.A. Liberman, and A.J. Lichtenberg Nonlinear dynamics of a digital phase locked loop IEEE Trans. Comm. 37 10 October 1989 1062 1070
5. B.C. Sarkar, and S. Chattopadhyay A new look into the acquisition properties of a second-order digital phase locked loop IEEE Trans. Comm. 42 5 May 1994 2087 2091
6. B.C. Sarkar, and S. Chattopadhyay Acquisition problem of a class of 2nd order DPLLs Electron. Lett. 25 8 April 1989 552 553
7. M. Zoltowski Some advances and refinements in digital phase locked loops (DPLLs) Signal Processing 81 2001 735 789
8. T. Banerjee, and B.C. Sarkar Phase error dynamics of a class of DPLLs in presence of cochannel interference Signal Processing 85 6 2005 1139 1147
9. F.M. Gardner Frequency granularity in digital phase lock loops IEEE Trans. Comm. 44 6 June 1996 749 758
10. A. Teplinsky, and Orla Feely Phase-jitter dynamics of digital phase-locked loops IEEE Trans. Circuit Systems - I 42 4 April 2000 545 558
11. B.C. Sarkar, and S. Chattopadhyay Novel quick-response digital phase-locked loop Electron. Lett. 24 20 November 1988 1263 1264
12. F. Sato, T. Saba, S. Mori, and D.K. Park Digital phase-locked loops with a wide locking range using a fractional devider Electron. Comm. Jpn., Part-I: Comm. 78 12 December 1995 74 82
13. R.C. Hilborn Chaos and Nonlinear Dynamics: An Introduction for Scientists and Engineers second ed 2000 Oxford University press Oxford
14. A. Wolf, J.B. Swift, H.L. Swinney, and J.A. Vastano Determining Lyapunov exponent from a time series Physica 16D 1985 285 317