메뉴 건너뛰기




Volumn 53, Issue 4, 2006, Pages 897-902

Compact modeling of high-voltage LDMOS devices including quasi-saturation

Author keywords

High voltage MOS; Integrated circuit design; LDMOS; Modeling; Quasi saturation

Indexed keywords

ELECTRIC CURRENT CONTROL; GATES (TRANSISTOR); INTEGRATED CIRCUIT LAYOUT; SEMICONDUCTOR DEVICE MANUFACTURE; SEMICONDUCTOR DEVICE MODELS; VOLTAGE CONTROL;

EID: 33645742371     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2006.870423     Document Type: Article
Times cited : (86)

References (17)
  • 1
    • 18844462474 scopus 로고    scopus 로고
    • "A surface-potential-based high-voltage compact LDMOS transistor model"
    • Mar
    • A. C. T. Aarts, N. D'Halleweyn, and R. van Langevelde, "A surface-potential-based high-voltage compact LDMOS transistor model," IEEE Trans. Electron Devices, vol. 52, no. 5, pp. 999-1007, Mar. 2005.
    • (2005) IEEE Trans. Electron Devices , vol.52 , Issue.5 , pp. 999-1007
    • Aarts, A.C.T.1    D'Halleweyn, N.2    van Langevelde, R.3
  • 2
    • 0022809306 scopus 로고
    • "Study of the quasi-saturation effect in VDMOS transistors"
    • Nov
    • M. N. Darwish, "Study of the quasi-saturation effect in VDMOS transistors," IEEE Trans. Electron Devices, vol. ED-33, no. 11, pp. 1710-1716, Nov. 1986.
    • (1986) IEEE Trans. Electron Devices , vol.ED-33 , Issue.11 , pp. 1710-1716
    • Darwish, M.N.1
  • 3
    • 0022880484 scopus 로고
    • "An accurate DC model for high-voltage lateral DMOS transistors suited for CACD"
    • Dec
    • H. R. Claessen and P. van der Zee, "An accurate DC model for high-voltage lateral DMOS transistors suited for CACD," IEEE Trans. Electron Devices, vol. ED-33, no. 12, pp. 1964-1970, Dec. 1976.
    • (1976) IEEE Trans. Electron Devices , vol.ED-33 , Issue.12 , pp. 1964-1970
    • Claessen, H.R.1    van der Zee, P.2
  • 4
    • 0029192597 scopus 로고
    • "A closed-form physical back-gate-bias dependent quasi-saturation model for SOI lateral DMOS devices with self-heating for circuit simulation"
    • Yokohama, Japan
    • C.M. Liu, F. C. Shone, and J. B. Kuo, "A closed-form physical back-gate-bias dependent quasi-saturation model for SOI lateral DMOS devices with self-heating for circuit simulation," in Proc. Power Semicond. Devices ICs (ISPSD), Yokohama, Japan, 1995, pp. 321-324.
    • (1995) Proc. Power Semicond. Devices ICs (ISPSD) , pp. 321-324
    • Liu, C.M.1    Shone, F.C.2    Kuo, J.B.3
  • 9
    • 0026189298 scopus 로고
    • "New physical insights and models for high-voltage LDMOST IC CAD"
    • Jul
    • Y. Kim, J. G. Fossum, and R. K. Williams, "New physical insights and models for high-voltage LDMOST IC CAD," IEEE Trans. Electron Devices, vol. 38, no. 7, pp. 1641-1649, Jul. 1991.
    • (1991) IEEE Trans. Electron Devices , vol.38 , Issue.7 , pp. 1641-1649
    • Kim, Y.1    Fossum, J.G.2    Williams, R.K.3
  • 10
    • 18844441907 scopus 로고    scopus 로고
    • "A compact model for an IC lateral diffused MOSFET using lumped-charge methodology"
    • San Juan, PR
    • Y. Subramanian, P. O. Lauritzen, and K. R. Green, "A compact model for an IC lateral diffused MOSFET using lumped-charge methodology," in Proc. Modeling Simulation Microsyst., San Juan, PR, 1999, pp. 284-288.
    • (1999) Proc. Modeling Simulation Microsyst. , pp. 284-288
    • Subramanian, Y.1    Lauritzen, P.O.2    Green, K.R.3
  • 11
    • 0032669098 scopus 로고    scopus 로고
    • "Semi-numerical static model for nonplanar-drift lateral DMOS transistor"
    • Jun
    • Y. Chung, "Semi-numerical static model for nonplanar-drift lateral DMOS transistor," Proc. Inst. Elect. Eng. - Circuits Devices Syst., vol. 146, no. 3, pp. 139-147, Jun. 1999.
    • (1999) Proc. Inst. Elect. Eng. - Circuits Devices Syst. , vol.146 , Issue.3 , pp. 139-147
    • Chung, Y.1
  • 12
    • 0034159715 scopus 로고    scopus 로고
    • "An explicit surface-potential-based MOSFET model for circuit simulation"
    • R. van Langevelde and F. M. Klaassen, "An explicit surface-potential-based MOSFET model for circuit simulation," Solid State Electron., vol. 44, no. 3, pp. 409-418, 2000.
    • (2000) Solid State Electron. , vol.44 , Issue.3 , pp. 409-418
    • van Langevelde, R.1    Klaassen, F.M.2
  • 16
    • 0034447743 scopus 로고    scopus 로고
    • "A-BCD: An economic 100 V RESURF siliconon-insulator BCD technology for consumer and automotive applications"
    • Toulouse, France
    • J. A. van der Pol et al., "A-BCD: An economic 100 V RESURF siliconon-insulator BCD technology for consumer and automotive applications," in Proc. Power Semicond. Devices ICs (ISPSD), Toulouse, France, 2000, pp. 327-330.
    • (2000) Proc. Power Semicond. Devices ICs (ISPSD) , pp. 327-330
    • van der Pol, J.A.1
  • 17
    • 85069066244 scopus 로고    scopus 로고
    • Compact Transistor Models, Philips Semiconductors. Online. Available: www.semiconductors.philips.com/Philips_Models
    • Compact Transistor Models, Philips Semiconductors. Online. Available: www.semiconductors.philips.com/Philips_Models


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.