The need of DNA computing: Reversible designs of adders and multipliers using Fredkin gate

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 6050, Issue , 2005, Pages

  Thapliyal, Himanshu ^a   Srinivas, M B ^a  

^a INTERNATIONAL INSTITUTE OF INFORMATION TECHNOLOGY   (India)

Author keywords

DNA Computing; Reversible Adders and Multipliers; Reversible Logic

Indexed keywords

ADDERS; COMPUTER HARDWARE; LOGIC DESIGN; NANOTECHNOLOGY; QUANTUM THEORY;

DNA COMPUTING; REVERSIBLE ADDERS AND MULTIPLIERS; REVERSIBLE LOGIC;

DNA;

EID: 33645065366     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.652660     Document Type: Conference Paper

References (17)

1. R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research and Development, 5, pp. 183-191, 1961.
2. C.H. Bennett, "Logical Reversibility of Computation", IBM J. Research and Development, pp. 525-532, November 1973.
3. E. Fredkin, T Toffoli, "Conservative Logic", International Journal of Theor. Physics, 21(1982),pp.219-253.
4. T. Toffoli., "Reversible Computing", Tech memo MIT/LCS/TM-151, MIT Lab for Computer Science (1980).
5. Alberto LEPORATI, Claudio ZANDRON, Giancarlo MAURI," Simulating the Fredkin Gate with Energy {Based P Systems", Journal of Universal Computer Science,Volume 10,Issue 5,pp 600-619.
6. Himanshu Thapliyal and M.B Srinivas, "A New Reversible TSG Gate and Its Application For Designing Efficient Adder Circuits", 7th International Symposium on Representations and Methodology of Future Computing Technologies(RM 2005), Tokyo, Japan,September 5-6, 2005.
7. Himanshu Thapliyal and M.B Srinivas, "Novel Reversible "TSG" Gate and Its Application for Designing Reversible Carry Look Ahead Adder and Other Adder Architectures", Tenth Asia-Pacific Computer Systems Architecture Conference (ACSAC05), Singapore, October 24-26, 2005 (Accepted).
8. Harlan Wood and D. Junghuei Chen, "Fredkin gate circuits via recombination enzymes", Proceedings Evolutionary Computation, 2004(CEC2004), June 2004.
9. M.Perkowski and P Kerntopf. "Reversible Logic", Invited Tutorial, Proc, Euro-Micro, Warsaw, Poland, Sep 2001.
10. J.W. Bruce, M.A. Thornton,L. Shivakumariah,P.S. Kokate and X.Li, "Efficient Adder Circuits Based on a Conservative Logic Gate", Proceedings of the IEEE Computer Society Annual Symposium on VLSI(ISVLSI'02),April 2002, Pittsburgh, PA, USA, pp 83-88.
11. A. Weinberger, "4:2 Carry-Save Adder Module", IBM Technical DisclosureBulletin.,Vol.23, January 1981.
12. V.G. Oklobdzija, D. Villeger, S. S. Liu, "A Method for Speed Optimized Partial ProductReduction and Generation of Fast Parallel Multipliers Using and Alghoritmic Approach", IEEE Transaction on Computers, Vol. 45, No 3, March 1996.
13. P. Stelling, C. Martel, V. G. Oklobdzija, R. Ravi, "Optimal Circuits for Parallel Multipliers", IEEE Transaction on Computers, Vol. 47, No.3, pp. 273-285, March, 1998.
14. V. Oklobdzija, "High-Speed VLSI Arithmetic Units: Adders and Multipliers", in "Design of High-Performance Microprocessor Circuits", Book Chapter, Book edited by A. Chandrakasan, IEEE Press, 2000.
15. C.S. Wallace, "A Suggestion for a Fast Multiplier", IEE Transactions on Electronic Computers, EC-13, p. 14-17, 1964.
16. Niichi Itoh, Yuka Naemura, Hiroshi Makino, Yasunobu Nakase, "A Compact 54x54 Multiplier with Improved Wallace-Tree Structure", 1999 Symposium on VLSI Circuits Digest of Technical Papers.
17. Niichi Itoh, Yuka Naemura, Hiroshi Makino, Yasunobu Nakase, Tsutomu Yoshihara, and Yasutaka Horiba, "A 600-MHz 54 × 54-bit Multiplier with Rectangular-Styled Wallace Tree", JSSC, vol.36, no. 2, February 2001.