High-speed VLSI arithmetic units: Adders and multipliers

Design of High-Performance Microprocessor Circuits

Volumn , Issue , 2000, Pages 181-204

  Oklobdzija, Vojin G ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Adders; Algorithm design and analysis; Delay; Logic gates; Multiplexing; Transistors; Very large scale integration

Indexed keywords

LOGIC GATES; MULTIPLEXING; TRANSISTORS; VLSI CIRCUITS;

ALGORITHM DESIGN AND ANALYSIS; ARITHMETIC UNIT; DELAY; HIGH SPEED;

ADDERS;

EID: 84894279293     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1109/9780470544365.ch10     Document Type: Chapter

References (38)

1. A. Avizienis, “Digital Computer Arithmetic: A Unified Algorithmic Specification,” Symposium on Computers and Automata, Polytechnic Institute of Brooklyn, April 13-15, 1971.
2. Earl E. Swartzlander, Computer Arithmetic, vols. 1 and 2. Ieee Computer Society Press, Piscataway, NJ, 1990.
3. K. Hwang, Computer Arithmetic: Principles, Architecture and Design. John Wiley and Sons, New York, 1979.
4. S. Waser and M. Flynn, Introduction to Arithmetic for Digital Systems Designers. Holt, Rinehart and Winston, 1982.
5. M. Ercegovac, “Digital Systems and Hardware/Firmware Algorithms,” Chapter 12 in Arithmetic Algorithms and Processors. John Wiley and Sons, New York, 1985.
6. T. Kilburn, D. B. G. Edwards, and D. Aspinall, “Parallel Addition in Digital Computers: A New Fast “Carry” Circuit,” Proceedings IEE, vol. 106, Pt. B. P. 464, September 1959.
7. V. G. Oklobdzija and E. R. Barnes, “Some Optimal Schemes for ALU Implementation in VLSI Technology,” Proceedings of 7th Symposium on Computer Arithmetic, June 4-6, 1985, University of Illinois, Urbana, IL.
8. V. G. Oklobdzija, “Simple And Efficient CMOS Circuit For Fast VLSI Adder Realization,” Proceedings of the International Symposium on Circuits and Systems, pp. 1-4, 1988.
9. C. Nagendra, et al., “A Comparison of the Power-Delay Characteristics of CMOS Adders,” Proceedings of the International Workshop on Low-Power Design, 1994.
10. K. Yano, et al., “A 3.8 ns CMOS 16 x 16-b Multiplier Using Complementary PassTransistor Logic,” IEEE Journal of Solid-State Circuits, vol. 25, pp. 388-395, April 1990.
11. M. Suzuki, et al., “A 1.5 nS 32b CMOS ALU in Double Pass-Transistor Logic,” Digest of Technical Papers, 1993 IEEE Solid-State Circuits Conference, San Francisco, February 24-26, 1993.
12. N. Ohkubo, et al., “A 4.4-ns CMOS 54 x 54-b Multiplier Using Pass-transistor Multiplexer,” Proceedings of the Custom Integrated Circuits Conference, San Diego, CA, May 1-4, 1994.
13. Weinberger W and J. L. Smith, “A Logic for High-Speed Addition,” National Bureau of Standards, Circulation 591, pp. 3-12, 1958.
14. Naini, D. Bearden, and W. Anderson, “A 4.5 nS 96-b CMOS Adder Design,” IEEE 1992 Custom Integrated Circuits Conference, 1992.
15. B. D. Lee and V. G. Oklobdzija, “Improved CLA Scheme with Optimized Delay,” Journal of VLSI Signal Processing, vol. 3, pp. 265-274, 1991.
16. P. M. Kogge and H. S. Stone, “A Parallel Algorithms for the Efficient Solution of a General Class of Recurrence Equations,” IEEE Transactions on Computers, vol. C-22, no. 8, Aug. 1973, pp. 786-793.
17. A. Bilgory and D. D. Gajski, “Automatic Generation of Cells for Recurrence Structures,” Proceedings of the 18th Design Automation Conference, Nashville, TN, 1981.
18. R. P. Brent and H. T. Kung, “A Regular Layout for Parallel Adders,” IEEE Transactions on Computers, vol. C-31, no. 3, March 1982, pp. 260-264.
19. H. Ling, “High Speed Binary Adder,” IBM Journal of Research and Development, vol. 25, no. 3, May 1981, p. 156.
20. S. Naffziger, “A Sub-Nanosecond 0.5 μm 64 b Adder Design,” 1996 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, San Francisco, February 810, 1996, pp. 362-363.
21. Sklanski S, “Conditional-Sum Addition Logic,” IRE Transaction on Electronic Computers, EC-9, pp. 226-231, 1960.
22. O. J. Bedrij, “Carry-Select Adder,” IRE Transaction on Electronic Computers, June 1962.
23. D. Dobberpuhl, et al., “A 200 MHz 64-b Dual-Issue CMOS Microprocessor,” IEEE Journal of Solid-State Circuits, vol. 27, no. 11, Nov. 1992.
24. S. D. Pezaris, “A 40 ns 17-bit array multiplier,” IEEE Transactions on Computers, vol. C-20, pp. 442-447, April 1971.
25. C. S. Wallace, “A Suggestion for a Fast Multiplier,” IEE Transactions on Electronic Computers, EC-13, pp. 14-17, 1964.
26. L. Dadda, “Some Schemes for Parallel Multipliers,” Alta Frequenza, vol. 34, pp. 349-356, March 1965.
27. W. J. Stenzel, “A Compact High Speed Parallel Multiplication Scheme,” IEEE Transaction on Computers, vol. C-26, pp. 948-957, Feb. 1977.
28. A. Weinberger, “4:2 Carry-Save Adder Module,” IBM Technical Disclosure Bulletin., vol. 23, Jan. 1981.
29. J. Fadavi-Ardekani, “M x N Booth Encoded Multiplier Generator Using Optimized Wallace Trees,” IEEE Transactions on VLSI Systems, vol. 1, no. 2, June 1993.
30. V. G. Oklobdzija, D. Villeger, and S. S. Liu, “A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach,” IEEE Transaction on Computers, vol. 45, no. 3, March 1996.
31. A. D. Booth, “A Signed Binary Multiplication Technique,” Quarterly J. Meehan. Appl. Math., vol. Iv, 1951.
32. O. L. Macsorley, “High Speed Arithmetic in Binary Computers,” Proceedings of IRE, vol. 49, no. 1, Jan. 1961.
33. N. Ohkubo, M. Suzuki, T. Shinbo, T. Yamanaka, A. Shimizu, K. Sasaki, and Y. Nakagome, “A 4.4 ns CMOS 54*54-b Multiplier Using Pass-Transistor Multiplexer,” IEEE Journal of Solid-State Circuits, vol. 30, no. 3, March 1995, pp. 251-257.
34. G. Goto, et al., “A 4.1 nS Compact 54 x 54-b Multiplier Utilizing Sign-Select Booth Encoders,” IEEE Journal of Solid-State Circuits, vol. 32, no. 11, Nov. 1997, pp. 1676-1682.
35. A. Inoue, R. Ohe, S. Kashiwakura, S. Mitari, T. Tsuru, T. Izawa, and G. Goto, “A 4.1 nS Compact 54 x 54b Multiplier Utilizing Sign Select Booth Encoders,” 1997 IEEE International Solid State Circuits Conference, Digest of papers, San Francisco, 1997, p. 416.
36. M. Nagamatsu, et al., “A 15nS 32 x 32-bit CMOS Multiplier with an Improved Parallel Structure,” IEEE Custom Integrated Circuits Conference 1989. Digest of technical papers.
37. P. Stelling, C. Martel, V. G. Oklobdzija, and R. Ravi, “Optimal Circuits for Parallel Multipliers,” IEEE Transaction on Computers, vol. 47, no. 3, pp. 273-285, March 1998.
38. C. Mead and L. Conway, Introduction to VLSI systems. Addison-Wesley, Reading, MA, 1980.