Low power repeaters driving RLC interconnects with delay and bandwidth constraints

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 596-599

  Chen, Guoqing ^a   Friedman, Eby G ^a  

^a University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH CONSTRAINT; DEEP SUBMICROMETER; DESIGN CRITERION; INTERCONNECT DESIGN; INTERCONNECT POWER; LOW POWER; REPEATER INSERTION; RLC INTERCONNECT; RLC INTERCONNECTS; VLSI TECHNOLOGY;

INDUCTANCE;

BANDWIDTH;

EID: 33645009714     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1464658     Document Type: Conference Paper

References (12)

1. Y. I. Ismail and E. G. Friedman, "Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 8, No. 2, pp. 195- 206, April 2000.
2. V. Adler and E. G. Friedman, "Repeater Design to Reduce Delay and Power in Resistive Interconnect," IEEE Transactions on Circuits and System II: Analog and Digital Signal Processing, Vol. 45, No. 5, pp. 607-616, May 1998.
3. A. Nalamalpu and W. Burleson, "A Practical Approach to DSM Repeater Insertion: Satisfying Delay Constraints while Minimizing Area and Power," Proceedings of the IEEE ASIC/SOC Conference, pp. 152-156, September 2001.
4. K. Banerjee and A. Mehrotra, "A Power-Optimal Repeater Insertion Methodology for Global Interconnects in Nanometer Designs," IEEE Transactions on Electron Devices, Vol. 49, No. 11, pp. 2001-2007, November 2002.
5. G. Chen and E. G. Friedman, "Low Power Repeaters Driving RCInterconnect with Delay and Bandwidth Constraints," Proceedings of the IEEE International SOC Conference, pp. 335-339, September 2004.
6. Berkeley predictive technology model. [Online]. Available: http://wwwdevice. eecs.berkeley.edu/̃ptm
7. The International Technology Roadmap for Semiconductors. CA: Semiconductor Industry Association, 2003.
8. N. H. Mahmoud and Y. I. Ismail, "Accurate Rise Time and Overshoots Estimation in RLCInterconnects," Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 477-480, May 2003.
9. T. Sakurai and A. R. Newton, "Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas," IEEE Journal of Solid-State Circuits, Vol. 25, No. 2, pp. 584-594, April 1990.
10. Y. Ismail, E. G. Friedman, and J. L. Neves, "Exploiting the On- Chip Inductance in High-Speed Clock Distribution Networks," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 9, No. 6, pp. 963-973, December 2001.
11. M. A. El-Moursy and E. G. Friedman, "Shielding Effect of On- Chip Interconnect Inductance," Proceedings of the IEEE Great Lakes Symposium on VLSI, pp. 165-170, April 2003.
12. J. Qian, S. Pullela, and L. Pillage, "Modeling the Effective Capacitance for the RC Interconnect of CMOS Gates," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, No. 12, pp. 1526-1535, December 1994.