Low power repeaters driving RC interconnects with delay and bandwidth constraints

Proceedings - IEEE International SOC Conference

Volumn , Issue , 2004, Pages 335-339

  Chen, Guoqing ^a   Friedman, Eby G ^a  

^a University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH CONSTRAINTS; BERKELEY PREDICTIVE TECHNOLOGY MODEL (BPT); POWER DISSIPATION; SHORT-CIRCUIT POWER;

BANDWIDTH; CAPACITANCE; CMOS INTEGRATED CIRCUITS; CONSTRAINT THEORY; ELECTRIC INVERTERS; ELECTRIC RESISTANCE; EQUIVALENT CIRCUITS; INTERCONNECTION NETWORKS; MATHEMATICAL MODELS; MOSFET DEVICES; SHORT CIRCUIT CURRENTS; THRESHOLD VOLTAGE;

TELECOMMUNICATION REPEATERS;

EID: 14844334570     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. H. B. Bakoglu and J. D. Meindl, "Optimal Interconnection Circuits for VLSI," IEEE Transactions on Electron Devices, Vol. ED-32, No. 5, pp. 903-909, May 1985.
2. P. Kapur, G. Chandra, and K. C. Saraswat, "Power Estimation in Global Interconnects and Its Reduction Using a Novel Repeater Optimization Methodology," Proceedings of the ACM/IEEE Design Automation Conference, pp. 461-466, June 2002.
3. V. Adler and E. G. Friedman, "Repeater Design to Reduce Delay and Power in Resistive Interconnect," IEEE Transactions on Circuits and System II: Analog and Digital Signal Processing, Vol. 45, No. 5, pp. 607-616, May 1998.
4. A. Nalamalpu and W. Burleson, "A Practical Approach to DSM Repeater Insertion: Satisfying Delay Constraints while Minimizing Area and Power," Proceedings of the IEEE ASIC/SOC Conference, pp. 152-156, September 2001.
5. K. Banerjee and A. Mehrotra, "A Power-Optimal Repeater Insertion Methodology for Global Interconnects in Nanometer Designs," IEEE Transactions on Electron Devices, Vol. 49, No. 11, pp. 2001-2007, November 2002.
6. K. Nose and T. Sakurai, "Analysis and Future Trend of Short-Circuit Power," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 9, pp. 1023-1030, September 2000.
7. Berkeley predictive technology model. [Online]. Available: http://www-device.eecs.berkeley.edu/~ptm
8. The International Technology Roadmap for Semiconductors. CA: Semiconductor Industry Association, 2003.
9. T. Sakurai, "Closed-Form Expressions for Interconnection Delay, Coupling, and Crosstalk in VLSI's," IEEE Transactions on Electron Devices, Vol. 40, No. 1, pp. 118-124, Januanry 1993.
10. T. Sakurai and A. R. Newtion, "Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas," IEEE Journal of Solid-State Circuits, Vol. 25, No. 2, pp. 584-594, April 1990.
11. S. O. Nakagawa et al., "On-Chip Crosstalk Noise Model for Deep-Submicrometer ULSI Interconnect," The Hewlett-Packard Journal, pp. 39-45, August 1998.
12. A. Ferré and J. Figueras, "Leakage Power Bounds in CMOS Digital Technologies," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 6, pp. 731-738, June 2002.
13. Y. I. Ismail and E. G. Friedman, "Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 8, No. 2, pp. 195-206, April 2000.
14. Y. Ismail, E. G. Friedman, and J. L. Neves, "Exploiting the On-Chip Inductance in High-Speed Clock Distribution Networks," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 9, No. 6, pp. 963-973, December 2001.