Temperature-aware on-chip networks

IEEE Micro

Volumn 26, Issue 1, 2006, Pages 130-139

  Li, Shang ^a   Peh, Li Shiuan ^b   Kumar, Amit ^b   Jha, Niraj K ^b  

^a QUEEN S UNIVERSITY   (Canada)

^b Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER NETWORKS; COMPUTER SIMULATION; COMPUTER SYSTEMS; DISTRIBUTED COMPUTER SYSTEMS; THERMAL EFFECTS; THERMOANALYSIS;

CHIP-MULTIPROCESSOR; NETWORK DESIGN; ON-CHIP NETWORKS; SINGLE-CHIP COMPUTER SYSTEMS;

MICROPROCESSOR CHIPS;

EID: 33644887130     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2006.23     Document Type: Article

References (15)

1. J. Srinivasan et al., "Exploiting Structural Duplication for Lifetime Reliability Enhancement," Proc. Int'l Symp. Computer Architecture (ISCA 05), IEEE CS Press, 2005, pp. 520-531.
2. L.T. Yeh and R.C. Chu, Thermal Management of Microelectronic Equipment: Heat Transfer Theory, Analysis Methods, and Design Practices, ASME Press, 2002.
3. 3 International Technology Roadmap for Semiconductors, Sematech Inc., 2003; http://public.itrs.net.
4. W.J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks," Proc. 38th Design Automation Conf. (DAC 01), IEEE CS Press, 2001, pp. 684-689.
5. K. Sankaralingam et al., "Exploiting ILP, TLP, and DLP with the Polymorphous TRIPS Architecture," Proc. Int'l Symp. Computer Architecture (ISCA 03), IEEE CS Press, 2003, pp. 422-433.
6. M.B. Taylor et al., "The RAW Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs," IEEE Micro, vol. 22, no. 2, Mar.-Apr. 2002, pp. 25-35.
7. L. Benini and G. De Micheli, "Networks on Chips: A New SoC Paradigm," Computer, vol. 35, no. 1, Jan. 2002, pp. 70-78.
8. H.-S. Wang et al., "Orion: A Power-Performance Simulator for Interconnection Networks," Proc. 35th Int'l Symp. Microarchitecture (Micro-35), IEEE CS Press, 2002, pp. 294-305.
9. N.B. Nguyen, "Properly Implementing Thermal Spreading Will Cut Cost While Improving Device Reliability," Proc. Int'l Symp. Microelectronics, vol. 2920, Int'l Soc. Optical Engineering (SPIE), 1996, pp. 383-386.
10. D. Meeks, "Fundamentals of Heat Transfer in a Multilayer System," Microwave J., vol. 1, no. 1, Jan. 1992, pp. 165-172.
11. S. Song, S. Lee, and V. Au, "Closed-Form Equation for Thermal Constriction/Spreading Resistances with Variable Resistance Boundary Condition," Proc. Int'l Electronics Packaging Conf., Amer. Soc. Mechanical Engineers, 1994, pp. 111-121.
12. J.E. Sergent and A. Krum, Thermal Management Handbook for Electronic Assemblies, McGraw-Hill, 1998.
13. R.H.J.M. Otten and R.K. Brayton, "Planning for Performance," Proc. 35th Design Automation Conf. (DAC 98), IEEE CS Press, 1998, pp. 122-127.
14. T.Y. Chiang, K. Banerjee, and K.C. Saraswat, "Analytical Thermal Model for Multilevel VLSI Interconnects Incorporating Via Effect," IEEE Electron Device Letters, vol. 23, no. 1, Jan. 2002, pp. 31-33.
15. K.A. Shaw and W.J. Dally, "Migration in Single-Chip Multiprocessors," Computer Architecture Letters, vol. 1, 2002; http://www.cs.virginia.edu/~tcca/2002paps.html.