A low-power CMOS direct conversion receiver with 3-dB NF and 30-kHz flicker-noise corner for 915-MHz Band IEEE 802.15.4 ZigBee standard

IEEE Transactions on Microwave Theory and Techniques

Volumn 54, Issue 2, 2006, Pages 735-741

  Nguyen, Trung Kien ^a,b   Oh, Nam Jin ^a,b   Le, Viet Hoang ^a,b   Lee, Sang Gug ^a,b  

^a Information and Communications University ^*

^b Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

1 f noise; CMOS; Direct conversion; IEEE 802.15.4; Low power; Noise optimization; Receiver

Indexed keywords

AMPLIFIERS (ELECTRONIC); CAPACITORS; CMOS INTEGRATED CIRCUITS; OPTIMIZATION; SPURIOUS SIGNAL NOISE;

1/F NOISE; CMOS; DIRECT CONVERSION; IEEE 802.15.4; LOW POWER; NOISE OPTIMIZATION; RECEIVERS;

SIGNAL RECEIVERS;

EID: 33144477945     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2005.862636     Document Type: Article

References (29)

1. L.E. Larson, "Integrated circuit technology options for RFICs - Present status and future directions," IEEE J. Solid-State Circuits, vol. 33, no. 3, pp. 387-399, Mar. 1998.
2. B. Razavi, "CMOS technology characterization for analog and RF design," IEEE J. Solid-State Circuits, vol. 34, no. 3, pp. 268-276, Mar. 1999.
3. Low Rate Wireless Personal Area Networks, IEEE P802.15.4/D18, Draft Standard, Jan. 2005.
4. J. Zheng and M. J. Lee, "Will IEEE 802.15.4 make ubiquitous networking a reality?: A discussion on a potential low power, low bit rate standard," IEEE Commun. Mag., vol. 42, pp. 140-146, Jun. 2004.
5. A. A. Abidi, "Direct conversion radio transceivers for digital communications," IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1399-1410, Dec. 1995.
6. B. Razavi, "Design considerations for direct conversion receivers," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 44, no. 1, pp. 428-435, Jun. 1997.
7. J. Strange and S. Atkinson, "A direct conversion transceiver for multi-band GSM application," in IEEE Radio Freq. Integr. Circuits Symp., Jun. 2000, pp. 25-28.
8. A. Parssinen, J. Jussila, J. Ryynanen, L. Sumanen, and K. A. I. Halonen, "A 2 GHz wide-band direct conversion receiver for WCDMA applications.," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1893-1903, Dec. 1999.
9. I. Vassiliou, K. Vavelidis, T. Georgantas, S. Plevridis, N. Haralabidis, G. Kamoulakos, C. Kapnistis, S. Kavadias, Y. Kokolakis, P. Merakos, J. C. Rudell, A. Yamanaka, S. Bouuras, and I. Bouras, "A single-chip digitally calibrated 5.15-5.825-GHz 0.18 μm CMOS transceiver for 802.11a wireless LAN," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2221-2231, Dec. 2003.
10. T. H. Lee, The Design of CMOS Radio-Frequency Circuits. Cambridge, U.K.: Cambridge Univ. Press, 1999.
11. L. W. Couch, Digital and Analog Communications Systems, 5th ed. Upper Saddle River, NJ: Prentice-Hall, 1997.
12. A. J. Viterbi, CDMA: Principles of Spread Spectrum Communications, 1st ed: Addison-Wesley, 1995.
13. B. Razavi, RF Microelectronics. Upper Saddle River, NJ: Prentice-Hall, 1998.
14. A. Wolf, "PSSS proposal-Parallel reuse of 2.4 GHz PHY for the sub 1-GHz bands,", Tech. Paper, 2004. [Online]. Available: http://grouper.ieee.org/groups/802/15/pub/.
15. R. Schaumann and M. V. Valkenburg, Design of Analog Filters. Oxford, U.K.: Oxford Univ. Press, 2001.
16. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. New York: Wiley, 2001.
17. B. Razavi, Design of Analog CMOS Integrated Circuits, 1st ed. New York: McGraw-Hill, 2001.
18. D. K. Shaeffer and T. H. Lee, "A 1.5 V, 1.5 GHz CMOS low noise amplifier," IEEE J. Solid-State. Circuits, vol. 32, no. 5, pp. 745-758, May 1997.
19. J. K. Goo, H. R. Ahn, D. J. Ladwig, Z. Yu, T. H. Lee, and R. W. Dutton, "A noise optimization technique for integrated low-noise amplifiers," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 994-1002, Aug. 2002.
20. P. Andreani and H. Sjoland, "Noise optimization of an inductively degenerated CMOS low noise amplifier," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 9, pp. 835-841, Sep. 2001.
21. T.-K. Nguyen, C.-H. Kim, G.-K. Ihm, M.-S. Yang, and S.-G. Lee, "CMOS low-noise amplifier design optimization techniques," IEEE Trans. Microw. Theory Tech., vol. 52, no. 5, pp. 1433-1442, May 2004.
22. A. Van Der Ziel, Noise in Solid-State. Devices and Circuits. New York: Wiley, 1986.
23. G. Knoblinger, P. Klein, and U. Baumann, "Thermal channel noise of quarter and sub-quarter micron nMOS FET's," in Proc. IEEE Microelectron. Test Structures, 2000, pp. 95-98.
24. G. Knoblinger, P. Klein, and M. Tiebout, "A new model for thermal channel noise of deep-submicron MOSFET and its applications in RF-CMOS design," IEEE J. Solid-State Circuits, vol. 36, no. 5, pp. 831-837, May 2001.
25. W. C. Song, C. J. Oh, G. H. Cho, and H. B. Jung, "High frequency/high dynamic range CMOS VGA," Electron. Lett., vol. 36, pp. 1096-1098, Jun. 2000.
26. Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987.
27. A. R. Shahani, D. K. Shaeffer, and T. H. Lee, "A 12 mW wide dynamic range CMOS front-end for a portable GPS receiver," IEEE J. Solid-State. Circuits, vol. 32, no. 12, pp. 2061-2070, Dec. 1997.
28. E. A. M. Klumperini, L. J. Gierkink, A. P. Vander Wel, and B. Nauta, "Reducing MOSFET 1/f noise and power consumption by switched biasing, " IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 994-1001, Jul. 2000.
29. "Development library," Nat. Instrum., Austin, TX, 2000. [Online], Available: http://zone.ni.com/devzone/conceptd.nsf/webmain/ 78A610B94390680486256D0B005403E8.