Efficient high-speed/low-power line-based architecture for two-dimensional discrete wavelet transform using lifting scheme

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 16, Issue 2, 2006, Pages 309-316

  Xiong, Cheng Yi ^a,b   Tian, Jin Wen ^a   Liu, Jian ^a  

^a HUAZHONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (China)

^b South Center University for Nationalities   (China)

Author keywords

Discrete wavelet transform (DWT); High speed lower power; Lifting scheme; Pipelined

Indexed keywords

COMPUTER HARDWARE; IMAGE PROCESSING; WAVELET TRANSFORMS;

DISCRETE WAVELET TRANSFORM (DWT); LIFETIME SCHEME; PIPELINED;

COMPUTER ARCHITECTURE;

EID: 33144465755     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2005.860121     Document Type: Article

References (29)

1. A. S. Lewis and G. Knowles, "Image compression using the 2-D wavelet transform," IEEE Trans. Image Process., vol. 1, no. 3, pp. 244-250, Mar. 1992.
2. J. M. Shapiro. "An embedded hierarchical image coder using zerotrees of wavelet coefficients," in Proc. IEEE Data Compression Conf., Snowbird, UT, 1993, pp. 214-223.
3. D. Taubman, "High performance scalable image compression with EBCOT," IEEE Trans. Image Process., vol. 9, no. 7, pp. 1158-1170, Jul. 2000.
4. S. G. Mallat, "A theory for multiresolution signal decomposition: The wavelet representation," IEEE Trans. Pattern Anal. Mach. Intell., vol. 11, no. 7, pp. 674-693, 1989.
5. C. Christopoulos, A. Skodras, and T. Ebrahimi, "The JPEG2000 still image coding system: An overview," IEEE Trans. Consum. Electron., vol. 46, no. 4, pp. 1103-1127, Nov. 2000.
6. A. S. Lewis and G. Knowles, "VLSI architecture for 2-D Daubechies wavelet transform without multipliers," Electron. Lett., vol. 27, no. 1, pp. 171-173, Jan. 1991.
7. K. K. Parhi and T. Nishitani, "VLSI architectures for discrete wavelet transforms," IEEE Trans. Very Large Scale Integr. (VLSI) Syst. , vol. 1, no. 2, pp. 191-202, Jun. 1993.
8. C. Chakrabarti and M. Vishwanath, "Efficient realizations of discrete and continuous wavelet transforms: From single chip implementations to mappings on SIMD array computers," IEEE Trans. Signal Process., vol. 43, no. 3, pp. 759-771, Mar. 1995.
9. _, "Architectures for wavelet transforms: A survey," J. Very Large Scale Integr. (VLSI) Signal Process., vol. 14, pp. 171-192, 1996.
10. J. C. Limqueco and M. A. Bayoumi, "A VLSI architecture for separable 2-D discrete wavelet transforms," J. Very Large Scale Integr. (VLSI) Signal Process., vol. 18, pp. 125-140, 1998.
11. P. Wu and L. Chen, "An efficient architecture for two-dimensional discrete wavelet transform," IEEE Trans. Circuits Syst. Video Technol, vol. 11, no. 4, pp. 536-545, 2001.
12. F. Marino, "Two fast architectures for the direct 2-D discrete wavelet transform-signal processing," IEEE Trans. Signal Process., vol. 49, no. 6, pp. 1248-1259, Jun. 2001.
13. F. Marino, "Efficient high-speed/low-power pipelined architecture for the direct 2-D discrete wavelet transform," IEEE Trans. Circuits Syst. II, Analog Dig. Signal Process., vol. 47, no. 12, pp. 1476-1491, Dec. 2000.
14. T. Park and S. Jung, "High speed lattice based VLSI architecture of 2D discrete wavelet transform for real-time video signal processing," IEEE Trans. Consum. Electron., vol. 48, no. 4, pp. 1026-1032, Apr. 2002.
15. M. Week and M. Bayoumi, "Discrete wavelet transform: Architectures, design, and performance issues," J. VLSI Signal Process., vol. 35, no. 2, pp. 155-178, 2003.
16. I. Daubechies and W. Sweldens, "Factoring wavelet transforms into lifting schemes," J. Fourier Anal. Appl., vol. 4, pp. 247-269, 1998.
17. W. Sweldens, "The lifting scheme: A new philosophy in biorthogonal wavelet constructions," Proc. SPIE, vol. 2569, pp. 68-79, 1995.
18. A. R. Calderbank, I. Daubechies, W. Sweldens, and B. L. Yeo, "Wavelet transform that map integers to integers," Appl. Comput. Harmonic Anal. (ACHA), vol. 5, no. 3, pp. 332-369, 1998.
19. H. Meng and Z. Wang, "Fast spatial combinative lifting algorithm of wavelet transform using the 9/7 filter for image block compression," Electron. Lett., vol. 36, no. 21, pp. 1766-1767, 2000.
20. W. Jiang and A. Ortega, "Lifting factorization-based discrete wavelet transform architecture design," IEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 5, pp. 651-657, May 2001.
21. K. Andra, C. Chakrabarti, and T. Acharya, "A VLSI architecture for lifting-based forward and inverse wavelet transform," IEEE Trans. Signal Process., vol. 50, no. 4, pp. 966-977, 2002.
22. L. Liu et al, "A VLSI architecture of spatial combinative lifting algorithm based 2-D DWT/IDWT," in Proc. Asia-Pacific Conf. Circuits Syst., vol. 2, 2002, pp. 299-304.
23. P.-C. Tseng, C.-T. Huang, and L.-G. Chen, "Generic RAM-based architecture for two-dimensional discrete wavelet transform with line-based method," in Proc. Asia-Pacific Conf. Circuits Syst., vol. 2, 2002, pp. 363-366.
24. G. Dillen, B. Georis, J. D. Legat, and O. Cantineau, "Combined line-based architecture for the 5-3 and 9-7 wavelet transform of jpeg2000," IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 9, pp. 944-950, Sep. 2003.
25. H. Yammauchi et al., "Image processor capable of block-noise-free JPEG2000 compression with 30 frame/s for digital cameral applications," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, vol. 1, 2003, pp. 46-477.
26. H. Liao, M. K. Mandal, and B. F. Cockburn, "Efficient architectures for 1-D and 2-D lifting-based wavelet transforms," IEEE Trans. Signal Process., vol. 52, no. 5, pp. 1315-1326, May 2004.
27. C.-T. Huang, P.-C. Tseng, and L.-G. Chen, "Memory analysis and architecture for two dimensional discrete wavelet transform," in Proc. IEEE Int. Conf. Acoustics, Speech, Signal Process., vol. 5, May 2004, pp. 13-16.
28. C. Chrysafis and A. Ortega, "Line-based, reduced memory, wavelet image compression," IEEE Trans. Image Process., vol. 9, no. 3, pp. 378-389, Mar. 2000.
29. K. K. Parhi, VLSI Digital Signal Process. Systems Design and Implementation. Beijing, China: China Machine Press, 2003.