Efficient algorithms for verifying memory consistency

Annual ACM Symposium on Parallelism in Algorithms and Architectures

Volumn , Issue , 2005, Pages 245-252

  Manovit, Chaiyasit ^a   Hangal, Sudheendra ^a  

^a SUN MICROSYSTEMS   (United States)

Author keywords

Memory consistency models; Multiprocessor verification; Sequential Consistency; Total Store Order; Vector Clocks

Indexed keywords

ALGORITHMS; MICROPROCESSOR CHIPS;

MEMORY CONSISTENCY MODELS; SEQUENTIAL CONSISTENCY; VECTOR CLOCK;

MULTIPROCESSING SYSTEMS;

EID: 32144461555     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1073970.1074011     Document Type: Conference Paper

References (22)

1. S. V. Adve and K. Gharachorloo, Shared Memory Consistency Models: A Tutorial, Digital Western Research Laboratory Technical Report, 1995
2. R. Baldoni and M. Raynal, Fundamentals of Distributed Computing: A Practical Tour of Vector Clock Systems, IEEE Distributed Systems Online, Vol. 3, No. 2, 2002
3. H.W. Cain and M.H. Lipasti, Verifying Sequential Consistency Using Vector Clocks, in Proceedings of the Fourteenth ACM Symposium on Parallel Algorithms and Architectures (SPAA), 2002
4. H.W. Cain, M.H. Lipasti and R. Nair, Constraint Graph Analysis of Multithreaded Programs, in Proceedings of the Twelfth International Conference on Parallel Architectures and Compilation Techniques (PACT), 2003
5. J.E. Cantin, M. H. Lipasti and J.E. Smith, The Complexity of Verifying Memory Coherence, in Proceedings of the Fifteenth ACM Symposium on Parallelism in Algorithms and Architectures (SPAA), 2003
6. A.E. Condon, M.D. Hill, M. Plakal, and D.J. Sorin, Using Lamport Clocks to Reason About Relaxed Memory Models, in Proceedings of the Fifth IEEE Symposium on High-Performance Computer Architecture (HPCA), 1999
7. A.E. Condon and A.J. Hu, Automatable verification of sequential consistency, in Proceedings of the Thirteenth ACM Symposium on Parallel Algorithms and Architectures (SPAA), 2001
8. P. B. Gibbons and E. Korach, The complexity of Sequential Consistency, in Proceedings of the Fourth IEEE Symposium on Parallel and Distributed Processing (SPDP), 1992
9. P. B. Gibbons and E. Korach, On Testing Cache-Coherent Shared Memories, in Proceedings of the Sixth ACM Symposium on Parallel Algorithms and Architectures (SPAA), 1994
10. st International Symposium on Computer Architecture (ISCA), 2004
11. th International Conference on Computer-Aided Verification (CAV), 1999
12. L. Higham, J. Kawash, and N. Verwaal, Defining and Comparing Memory Consistency Models, in Proceedings of 9th International Conference on Parallel and Distributed Computing and Systems (PDCS), 1997
13. L. Lamport, Time, Clocks and the Ordering of Events in a Distributed System, Communications of the ACM, 21 (7):558-565, July 1978
14. L. Lamport, How to Make a Multiprocessor Computer that Correctly Executes Multiprocess Programs, IEEE Transactions on Computers, C-28(9):241-248, September 1979
15. th International Symposium on Computer Architecture (ISCA), 1991
16. D. H. Linder and J.C. Harden, Access Graphs: A Model for Investigating Memory Consistency, IEEE Transactions on Parallel and Distributed Systems, Vol. 5, No. 1, January 1994
17. th International Conference on Computer-Aided Verification (CAV), 1998
18. th International Conference on Computer Aided Verification (CAV), 2000
19. P.S. Sindhu, J.M. Frailong and M. Cekleov, Formal Specification of Memory Models, Xerox PARC Technical Report, December 1991.
20. R.C. Steinke and G.J. Nutt, A Unified Theory of Shared Memory Consistency, Journal of the ACM (JACM), Volume 51, Issue 5, September 2004
21. D.J. Sorin, M. Plakal, M.D. Hill, and A.E. Condon, Lamport Clocks: Reasoning About Shared-Memory Correctness, Technical Report CS-TR-1367, University of Wisconsin-Madison, March 1998
22. D.L. Weaver, T. Germond, Editors, The SPARC Architecture Version 9, Prentice Hall, 1994