The complexity of verifying memory coherence

Annual ACM Symposium on Parallel Algorithms and Architectures

Volumn , Issue , 2003, Pages 79-85

  Cantin, Jason F ^a   Smith, James E ^a   Lipasti, Mikko H ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER PROGRAMMING; DATA STORAGE EQUIPMENT; PROBLEM SOLVING; SET THEORY;

HARDWARE-IMPLEMENTED MODELS; MEMORY COHERENCE; VERIFYING MEMORY COHERENCE (VMC); VERIFYING SEQUENTIAL CONSISTENCY (VSC);

COMPUTER SCIENCE;

EID: 22244484786     PISSN: None     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2005.86     Document Type: Article

References (6)

1. 2005 http://www.intel.com
2. The PowerPC Architecture: A Specification for a New Family of RISC Processors, 1994
3. 2005 http://www.sparc.org
4. C. Papadimitriou The Theory of Database Concurrency Control. 31 42 1986
5. M. Garey D. Johnson Computers and Intractability: A Guide to the Theory of NP-Completeness, 38 39 1979
6. D. Siewiorek R. Swarz Reliable Computer Systems, Design and Evaluation, 79 219 1998