A unified theory of shared memory consistency

Journal of the ACM

Volumn 51, Issue 5, 2004, Pages 800-849

  Steinke, Robert C ^a,b   Nutt, Gary J ^a,b  

^a UNIVERSITY OF COLORADO   (United States)

^b UCB 450   (United States)

Author keywords

Distributed shared memory systems; Memory consistency model lattice; Memory consistency models

Indexed keywords

DISTRIBUTED SHARED MEMORY SYSTEMS; INTERPROCESS COMMUNICATION; MEMORY CONSISTENCY MODEL LATTICE; MEMORY CONSISTENCY MODELS;

ABSTRACTING; COMMUNICATION SYSTEMS; COMPUTATIONAL METHODS; COMPUTER PROGRAMMING; DISTRIBUTED PARAMETER CONTROL SYSTEMS; PROGRAM PROCESSORS;

DATA STORAGE EQUIPMENT;

EID: 12344265553     PISSN: 00045411     EISSN: None     Source Type: Journal    
DOI: 10.1145/1017460.1017464     Document Type: Article

References (37)

1. ADVE, S. V., AND GHARACHORLOO, K. 1996. Shared memory consistency models: A tutorial. IEEE Comput. Mag. 29, 12 (Dec.), 66-76.
2. ADVE, S. V., AND HILL, M. D. 1993. A unified formalization of four shared-memory models. IEEE Trans. Paral. Distrib. Syst. 4, 6 (June), 613-624.
3. AHAMAD, M., BAZZI, R., JOHN, R., KOHLI, P., AND NEIGER, G. 1993. The power of processor consistency. In Proceedings of the 5th ACM Symposium on Parallel Algorithms and Architectures. ACM, New York, 251-260.
4. AHAMAD, M., BURNS, J. E., HUTTO, P. W., AND NEIGHER, G. 1991. Causal memory. In Proceedings of the 5th International Workshop on Distributed Algorithms, S. Toueg, G. Spirakis, P., and L. Kirousis, Eds. Lecture Notes in Computer Science, vol. 579. Springer-Verlag, New York, 9-30.
5. AMZA, C., COX, A. L., DWARKADAS, S., KELEHER, P., LU, H., RAJAMONY, R., YU, W., AND ZWANEPOEL, W. 1996. Treadmarks: Shared memory computing on networks of workstations. IEEE Comput. Mag. 29, 2 (Feb.), 18-28.
6. BATALLER, J., AND BERNABEU, J. 1997. Synchronized DSM models. In Proceedings of the 3rd International Euro-Par Conference, C. Lengauer, M. Griebl, and S. Gorlatch, Eds. Springer, Berlin, Germany, 468-475.
7. BATALLER, J., AND BERNABEU-AUBAN, J. M. 1998. Adaptable distributed shared memory: A formal definition. In Proceedings of the 4th International Euro-Par Conference, D. Pritchard and J. Reeve, Eds. Springer, Berlin, Germany, 887-891.
8. BENNETT, J. K., CARTER, J. K., AND ZWAENEPOEL, W. 1990. Munin: Distributed shared memory based on type-specific memory coherence. In Proceedings of the 2nd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming. ACM, New York, 168-176.
9. BENNETT, J. K., CARTER, J. K., AND ZWAENEPOEL, W. 1995. Techniques for reducing consistency-related communication in distributed shared memory systems. ACM Trans. Comput. Syst. 13, 3 (Aug.), 205-243.
10. BERSHAD, B. N., AND ZEKAUSKAS, M. 1991. Midway: Shared memory parallel programming with entry consistency for distributed memory multiprocessors. Tech. Rep. CMU-CS-91-170, Carnegie-Mellon University. Pittsburgh, Penn.
11. BERSHAD, B. N., ZEKAUSKAS, M. J., AND SAWDON, W. A. 1993. The midway distributed shared memory system. In Proceedings of the IEEE COMPCON Conference. IEEE Computer Society Press, Los Alamitos, Calif., 528-537.
12. BLUMOFE, R. D., FRIGO, M., JOERG, C. F., LEISERSON, C. E., AND RANDALL, K. H. 1996. Dag-consistent distributed shared memory. In Proceedings of the 10th International Parallel Processing Symposium.
13. COLLIER, W. W. 1992. Reasoning About Parallel Architectures. Prentice-Hall, Englewood Cliffs, N.J.
14. DUBOIS, M., AND SCHEURICH, C. 1990. Memory access dependencies in shared memory multiprocessors. IEEE Trans. Softw. Eng. 16, 6 (June), 660-673.
15. DUBOIS, M., SCHEURICH, C., AND BRIGGS, F. 1986. Memory buffering in multiprocessors. In Proceedings of the 13th Annual Symposium on Computer Architecture. IEEE Computer Society Press, Los Alamitos, Calif., 434-442.
16. FRIGO, M. 1997. The weakest reasonable memory model. Ph.D. dissertation, Massachusetts Institute of Technology, Cambridge, Mass.
17. GAO, G. R., AND SARKAR, V. 2000. Location consistency - A new memory model and cache consistency protocol. IEEE Trans. Comput. 49, 8 (Aug.), 798-813.
18. GHARACHORLOO, K., LENOSKI, D., LAUDON, J., GIBBONS, P., GUPTA, A., AND HENNESSY, J. 1990. Memory consistency and event ordering in scalable shared-memory multiprocessors. In Proceedings of the 17th Annual International Symposium on Computer Architecture. IEEE Computer Society Press, Los Alamitos, Calif., 15-26.
19. GNIADY, C., FALSAFI, B., AND VIJAYKUMAR, T. N. 1999. Is sc + ilp = rc? In Proceedings of the 26th Annual International Symposium on Computer Architecture. IEEE Computer Society Press, Los Alamitos, Calif., 162-171.
20. GOODMAN, J. R. 1989. Cache consistency and sequential consistency. Tech. Rep. 61. IEEE Scalable Coherent Interface Working Group. Mar.
21. GOSLING, J., JOY, B., AND STEELE, G. 1996. The Java Language Specification. Addison-Wesley, Reading, Mass.
22. HERLIHY, M. P., AND WING, J. M. 1990. Linearizability: A correctness condition for concurrent objects. ACM Trans. Program. Lang. Syst. 12, 3 (July), 463-492.
23. HUTTO, P. W., AND AHAMAD, M. 1990. Slow memory: Weakening consistency to enhance concurrency in distributed shared memories. In Proceedings of the 10th International Conference on Distributed Computing Systems. 302-309.
24. IFTODE, L., SINGH, J. P., AND LI, K. 1996. Scope consistency: A bridge between release consistency and entry consistency. Tech. Rep., Princeton University, Princeton, N.J.
25. KELEHER, P., Cox, A. L., AND ZWAENEPOEL, W. 1992. Lazy release consistency for software distributed shared memory. In Proceedings of the 19th Annual International Symposium on Computer Architecture. IEEE Computer Society Press, Los Alamitos, Calif., 13-21.
26. LAMPORT, L. 1978. Time, clocks, and the ordering of events in a distributed system. Commun, ACM 21, 7 (July), 558-565.
27. LAMPORT, L. 1979. How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Trans. Comput. C-28, 9 (Sept.), 690-691.
28. LAMPORT, L. 1986. On interprocess communication; Part II: Algorithms. Distrib. Comput. 1, 2 (Apr.), 86-101.
29. LENOSKI, D., LAUDON, J., GHARACHORLOO, K., GUPTA, A., AND HENNESSY, J. 1990. The directory-based cache coherence protocol for the dash multiprocessor. In Proceedings of the 17th Annual International Symposium on Computer Architecture. IEEE Computer Society Press, Los Alamitos, Calif., 148-159.
30. LI, K. 1986. Shared virtual memory on loosely coupled multiprocessors. Ph.D. dissertation, Yale University.
31. LI, K., AND HUDAK, P. 1989. Memory coherence in shared virtual memory systems. ACM Trans. Comput. Syst. 7, 4 (Nov.), 321-359.
32. LIPTON, R. J., AND SANDBERG, J. S. 1988. Pram: A scalable shared memory. Tech. Rep. CS-TR-180-88, Princeton University. Sept.
33. MOSBEROER, D. 1993, Memory consistency models. ACM SIGOPS Operating Systems Review 27, 1 (Jan.), 18-27.
34. RANGANATHAN, P., PAI, V. S., ABDEL-SHAFI, H., AND ADVE, S. V. 1997a. The interaction of software prefetching with ilp processors in shared-memory systems. In Proceedings of the 24th Annual International Symposium on Computer Architecture. IEEE Computer Society Press, Los Alamitos, Calif., 144-156.
35. RANOANATHAN, P., PAI, V. S., AND ADVE, S. V. 1997b. Using speculative retirement and larger instruction windows to narrow the performance gap between memory consistency models. In Proceedings of the 9th ACM Symposium on Parallel Algorithms and Architectures. ACM, New York, 199-210.
36. ROYCHOUDBURY, A., AND MITRA, T. 2002. Specifying multithreaded Java semantics for program verification. In Proceedings of the 24th International Conference on Software Engineering. 489-499.
37. TANENBAUM, A. S. 1995. Distributed Operating Systems. Prentice-Hall, Englewood Cliffs, N.J.