TSOtool: A program for verifying memory systems using the memory consistency model

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn 31, Issue , 2004, Pages 114-123

  Hangal, Sudheendra ^a   Vania, Durgam ^b   Manovit, Chaiyasit ^b   Lu, Juin Yeu Joseph ^b   Narayanan, Sridhar ^b  

^a SUN MICROSYSTEMS   (United States)

^b Sun Microsystems   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; DATA PROCESSING; LOGIC DESIGN; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; NETWORK PROTOCOLS; OPTIMIZATION; PROBLEM SOLVING; STORAGE ALLOCATION (COMPUTER);

MEMORY CONSISTENCY MODELS; MULTIPROCESSOR VERIFICATION; SEQUENTIAL CONSISTENCY; TOTAL STORE ORDER (TSO);

COMPUTER SOFTWARE;

EID: 4644313554     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. S. V. Adve and K. Gharachorloo, Shared Memory Consistency Models: A Tutorial, Digital Western Research Laboratory Technical Report, 1995
2. st Quarter 2001
3. th Symposium on Parallel Algorithms and Architectures, pages 113-121, ACM, 2001.
4. A.E. Condon, M.D. Hill, M. Plakal, and D.J. Sorin, Using Lamport Clocks to Reason About Relaxed Memory Models, In Proceedings of the Fifth IEEE Symp. High-Performance Computer Architecture, pp. 270-278, Jan. 1999.
5. H.W. Cain, M.H. Lipasti and R. Nair, Constraing Graph Analysis of Multithreaded Programs, In Proceedings of the 12the International Conference on Parallel Architectures and Compilation Techniques (PACT'03), Sept.-Oct. 2003.
6. J.E. Cantin, M.H. Lipasti and J.E. Smith, The complexity of Verifying Memory Coherence, in Proceedings of the fifteenth annual ACM symposium on Parallel Algorithms and Architectures, pp. 254-255, ACM, 2003.
7. W.W. Collier, Reasoning About Parallel Architectures, Prentice Hall, 1992.
8. C. Gniady, B. Falsafi, and T. N. Vijaykumar, Is SC+ILP=RC?, In Proceedings of the 26th Annual International Symposium on Computer Architecture, 1999
9. P. B. Gibbons and E. Korach, Testing Shared Memories, In Siam Journal on Computing, pages 1208-1244, August 1997.
10. M.D. Hill. Multiprocessors should support simple memory-consistency models, IEEE Computer, pages 28-34, August 1998.
11. A. Landin, E. Hagersten, and S. Haridi, Race-free Interconnection Networks and Multiprocessor Consistency, In Proceedings of the 18th Annual International Symposium on Computer Architecture, 1991.
12. J.M. Ludden et al, Functional verification of the POWER4 microprocessor and POWER4 multiprocessor systems, In IBM Journal of Research and Development, 2002.
13. S. Mehta et al, Verification of the UltraSPARC Microprocessor, IEEE Compcon 95, March 1995.
14. R. Nalumasu, R. Ghughal, A. Mokkedem, and G. Gopalakrishnan, The 'Test Model-checking' Approach to the Verification of Formal Memory Models of Multiprocessors, In Proceedings of Computer Aided 29 Verification, 10th International Conference, pages 464-476, June 1998.
15. S. Park and D.L. Dill., An executable specification and verifier for relaxed memory order, IEEE Transactions on Computers, 48(2), 1999.
16. th International Conference on Computer Aided Verification, 2000.
17. P.S. Sindhu, J.M. Frailong and M. Cekleov, Formal Specification of Memory Models, Xerox PARC Technical Report, December 1991.
18. Sun Microsystems, UltraSPARC-III User's Manual, http://www.sun.com/ processors/UltraSPARC-III, 2001.
19. S. Taylor et al, Functional verification of a multiple-issue, out-of-order superscalar Alpha processor: the Alpha 21264 Microprocessor, In Proceedings of the Design Automation Conference, pages 638-643, 1998.
20. D.L.Weaver, T. Germond, Editors, The SPARC Architecture Version 9, Prentice Hall, 1994.