The 1 billion transistor processor: Who will be first?

Semiconductor International

Volumn 26, Issue 3, 2003, Pages 56-60

  Ho, Vu ^a   Scansen, Don ^a   Keyes, Ed ^a  

^a Semiconductor Insights Inc Canada   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; CMOS INTEGRATED CIRCUITS; DIELECTRIC MATERIALS; DIFFRACTION; DIFFUSION; FUNCTIONS; GRAPHIC METHODS; INTEGRATION; OPTICAL INTERCONNECTS; OPTIMIZATION; PHOTOLITHOGRAPHY; PROBLEM SOLVING; PROGRAM PROCESSORS; RESEARCH AND DEVELOPMENT MANAGEMENT; SEMICONDUCTOR JUNCTIONS; THERMODYNAMIC STABILITY;

1 BILLION TRANSISTORS; CHEMICAL MECHANICAL PLANARIZATION (CMP); GRAPHIC PROCESSORS; INTERMETAL DIELECTRIC (IMD);

TRANSISTORS;

EID: 3142585603     PISSN: 01633767     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Review

References (19)

1. M. Bohr, "Intel's 90 nm Technology: Moore's Law and More," www.intel.com/research/silicon.
2. G. Marcyk and R. Chau, "New Transistors for 2005 and Beyond," www.intel.com/research/silicon.
3. Anthony Cataldo, "Intel Describes Billion-Transistor Four Core Itanium Processor," EE Times, Oct. 16, 2002.
4. 2 Gate Dielectrics with Dual Poly-Si Gate Electrodes," VLSI Technology Symposium Digest, 2001, p. 133.
5. 2 Gate Dielectric," IEDM Technical Digest, 2001, p. 651.
6. 2 Gate Oxide for 100 nm Generation," VLSI Technology Symposium Digest, 2002, p. 28.
7. M. Togo et al., "Electrical Properties of 1.5 nm SiON Gate Dielectric Using Radical Oxygen and Radical Nitrogen," IEEE Transaction on Electron Devices, November 2002, p. 1903.
8. H.S.P. Wong, "Beyond Conventional Transistors," IBM Journal of Research and Development, Vol. 46, No. 2/3, 2002.
9. R. Li et al., "Damascene W/TiN Gate MOSFET with Improved Performance for 0.1 μm Regime," IEEE Transactions on Electron Devices, Nov. 2002.
10. 2) Polysilicon: A Novel Approach to Very Low Resistive Gate (20hm/sq) Without Metal CMP nor Etching," IEDM Technical Digest, 2001, p. 825.
11. 2 Gate Dielectric," VLSI Technology Symposium Digest, 2002, p. 24.
12. E.J. Nowak, "Maintaining the Benefits of CMOS Scaling When Scaling Bogs Down," IBM Journal of Research and Development, Vol. 26, No. 2/3, 2002.
13. G. Marcyk, "High Performance Non-Planar Tri-Gate Transistor Architecture," www.intel.com/research/silicon.
14. G.G. Shadihi, "SOI Technology for the GHz Era," IBM Journal of Research and Development, Vol. 46, No. 2/3, 2002.
15. T. Kikkawa, "Current and Future Low-k Dielectrics for Cu Interconnects," IEDM Technical Digest, 2000, p. 253.
16. R. Chau et al., "A 50 nm Depleted Substrate CMOS Transistor (DST)," IEDM Technical Digest, 2001, p. 621.
17. Y. Choi et al., "Sub-20 nm CMOS FinFET Technologies," IEDM Technical Digest, 2001, p. 421.
18. K.W. Guarini et al., "Triple Self-Aligned, Planar Double-Gate MOSFETs: Devices and Circuits," IEDM Technical Digest, 2001, p. 425.
19. R. Chau et al., "Advanced Depleted-Substrate Transistors: Single-Gate, Double-Gate, and Tri-Gate," International Solid State Devices and Materials Conference, Sept. 17-19, 2002, Nagoya, Japan, www.intel.com/ research/silicon.