Designing for signal integrity in wave-pipelined soc global interconnects

Proceedings - IEEE International SOC Conference

Volumn , Issue , 2005, Pages 207-210

  Deodhar, Vinita V ^a   Davis, Jeffrey A ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SIGNAL INTEGRITY; SYSTEM-ON-CHIP (SOC); WAVE-PIPELINED INTERCONNECTS;

CROSSTALK; ELECTRIC POTENTIAL; OPTICAL INTERCONNECTS; SIGNAL PROCESSING; SIGNAL RECEIVERS;

MICROPROCESSOR CHIPS;

EID: 30844467759     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. International Technology Roadmap for Semiconductors (ITRS). 2004 Update. (Online). Available: http://public.itrs.net
2. V. Deodhar and J. Davis, "Optimization of throughput performance for low-power VLSI interconnects," IEEE Trans. VLSI Systems, vol. 13, no. 3, pp. 308-318, Mar. 2005.
3. H. Ando et al., "A 1.3GHz fifth generation SPARC64 microprocessor," in Tech. Dig. IEEE Int. Symp. Solid-State Circuits (ISSCC), 2003, pp. 246-255.
4. S. Yang et al., "A high performance 180 nm generation logic technology," in Proc. Int Electron Devices Meeting (IEDM), 1998, pp. 197-200.
5. H. Bakoglu and J. Meindl, "Optimal interconnection circuits for VLSI," IEEE Trans. Electron Devices, vol. ED-32, no.5, pp. 903-909, May 1985.
6. K. Saraswat, "Performance Analysis and Technology of 3-D ICs," Invited Talk at Sys. Level Interconnect Prediction (SLIP), 2000.
7. R. Venkatesan, J. Davis, K. Bowman and J. Meindl, "Optimal ntier multilevel interconnect architectures for gigascale integration (GSI)," IEEE Trans. VLSI Systems, vol. 9, no. 6, Dec. 2001.
8. The MOSIS Service. (Online). Available: http://www.mosis.org
9. J. Xu and W. Wolf, "A wave-pipelined on-chip interconnect structure for networks-on-chips," in Proc. High Perf. Interconnects (HOTI), 2003, pp. 10-14.
10. L. Zhang, Y. Hu and C. Chen, " Wave-pipelined on-chip global interconnect," in Proc. Asia and South Pacific Design Automation Conf. (ASPDAC), 2005.