Interconnect-driven short-circuit power modeling

Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001

Volumn , Issue , 2001, Pages 414-421

  Eckerbert, D ^a   Larsson Edefors, P ^a  

^a LINKÖPING UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

BUDGET CONTROL; CAPACITANCE; DESIGN; ELECTRIC POWER UTILIZATION; SYSTEMS ANALYSIS;

ELECTRONICS DESIGN; FUNCTIONAL UNITS; LOAD CAPACITANCE; POWER BUDGETS; POWER ESTIMATIONS; SHORT-CIRCUIT POWER; SIGNAL ACTIVITY; STATE OF THE ART;

RECONFIGURABLE HARDWARE;

EID: 0842317898     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2001.952353     Document Type: Conference Paper

References (11)

1. A. Alvandpour, P. Larsson-Edefors, and C. Svensson. GLMC: Interconnect length estimation by growth-limited multifold clustering. In Proceedings of the 2000 IEEE International Symposium on Circuits and Systems, pages V465-V468, May 2000.
2. L. Bisdounis, O. Koufopavlou, and S. Nikolaidis. Accurate evaluation of CMOS short-circuit power dissipation for short-channel devices. In Proceedings of the International Symposium on Low Power Design and Electronics, pages 189-192, 1996.
3. th Great Lakes Symposium on VLSI, pages 354-357, 1999.
4. D. Eckerbert and P. Larsson-Edefors. Cycle-true leakage current modeling for CMOS gates. In Proceedings of the 2001 IEEE International Symposium on Circuits and Systems, May 2001.
5. N. Hedenstierna and K. O. Jeppson. CMOS circuit speed and buffer optimization. IEEE Transactions on Computer-Aided Design, CAD-6(2):270-281, March 1987.
6. B. Homepage. http://www-device.eecs.berkeley.edu/~bsim3. Device Research Group of the Department of E.E. and C.S., University of California, Berkeley, 2000.
7. th Great Lakes Symposium on VLSI, pages 414-419, 1998.
8. K. Nose and T. Sakurai. Analysis and future trend of short-circuit power. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(9):1023-1030, Sept. 2000.
9. T. Sakurai and A. R. Newton. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE Journal of Solid-State Circuits, 25:584-594, April 1990.
10. J. P. Uyemura. Circuit design for CMOS VLSI. Kluwer Academic Publishers, 1992.
11. H. J. M. Veendrick. Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits. IEEE Journal of Solid-State Circuits, pages 468-473, Aug. 1984.