A 19.2 GOPS mixed-signal filter with floating-gate adaptation

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 7, 2004, Pages 1196-1201

  Figueroa, Miguel ^a,b   Bridges, Seth ^a   Hsu, David ^a   Diorio, Chris ^a,c  

^a University of Washington   (United States)

^b UNIVERSITY OF CONCEPCIÓN   (Chile)

^c AMAZON   (United States)

Author keywords

Adaptive signal processing; FIR filter; Floating gate MOSFET; Mixed signal VLSI

Indexed keywords

ADAPTIVE CONTROL SYSTEMS; ALGORITHMS; ELECTRIC CURRENTS; FEEDBACK CONTROL; FIR FILTERS; MICROPROCESSOR CHIPS; MOSFET DEVICES; VLSI CIRCUITS;

ADAPTIVE SIGNAL PROCESSING; FLOATING-GATE MOSFET; MIXED-SIGNAL VLSI;

SIGNAL FILTERING AND PREDICTION;

EID: 3042822110     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.829933     Document Type: Conference Paper

References (21)

1. B. Widrow and S. D. Stearns, Adaptive Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1985.
2. M. Q. Le, P. J. Hurst, and J. P. Keane, "An adaptive analog noise-predictive decision-feedback equalizer," in Symp. VLSI Circuits, Honolulu, HI, 2000, pp. 216-217.
3. M. Figueroa, D. Hsu, and C. Diorio, "A mixed-signal approach to high-performance, low-power linear filters," IEEE J. Solid-State Circuits, vol. 36, pp. 816-822, 2001.
4. C. Diorio, S. Mahajan, P. Hasler, B. A. Minch, and C. Mead, "A high-resolution nonvolatile analog memory cell," in IEEE Int. Symp. Circuits and Systems, 1995, pp. 2233-2236.
5. C. Diorio, P. Hasler, B. Minch, and C. Mead, "A complementary pair of four-terminal silicon synapses," Analog Integrated Circuits Signal Process., vol. 13, pp. 153-166, 1997.
6. P. Hasler and J. Dugger, "Correlation learning rule in floating-gate pFET synapses," IEEE Trans. Circuits Syst. II. vol. 48, pp. 65-73, 2001.
7. A. Shon, D. Hsu, and C. Diorio, "Learning spike-based correlations and conditional probabilities in silicon," in Proc. Neural Information Processing Systems Conf. (NIPS), Vancouver, BC, Canada, 2001, pp. 1123-1130.
8. D. Hsu, M. Figueroa, and C. Diorio, "Competitive learning with floating-gate circuits," IEEE Trans. Neural Networks, vol. 13, pp. 732-744, 2002.
9. J. Hyde, T. Humes, C. Diorio, M. Thomas, and M. Figueroa, "A floating-gate trimmed, 14-bit, 250 MS/s digital-to-analog converter in standard 0.25 μm CMOS," in Symp. VLSI Circuits, 2002, pp. 328-331.
10. P. Hasler, B. Minch, and C. Diorio, "An autozeroing floating-gate amplifier," IEEE Trans. Circuits Syst. II, vol. 48, pp. 74-82, 2001.
11. 2," J. Appl. Phys., vol. 40, pp. 278-283, 1969.
12. E. Takeda, C. Yang, and A. Miura-Hamada, Hot Carrier Effects in MOS Devices. San Diego, CA: Academic, 1995.
13. C. Diorio, D. Hsu, and M. Figueroa, "Adaptive CMOS: From biological inspiration to systems-on-a-chip," Proc. IEEE, vol. 90, pp. 345-357, 2002.
14. C. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989.
15. B. K. Dolenko and H. C. Card, "Tolerance to analog hardware of on-chip learning in backpropagation networks," IEEE Trans. Neural Networks, vol. 6, pp. 1045-1052, 1995.
16. M. I. M. Pelgrom, A. C. J. Duinmaijer, and A. P. O. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, 1989.
17. F. Palmieri, J. Zhu, and C. Chang, "Anti-Hebbian learning in topologically constrained linear networks: A tutorial," IEEE Trans. Neural Networks, vol. 4, pp. 748-761, 1993.
18. R. Lupas and S. Verdu, "Linear multiuser detectors for synchronous code-division multiple access channels," IEEE Trans. Inform. Theory, vol. IT-35, pp. 123-136, 1989.
19. M. Honig, U. Madhow, and S. Verdú, "Blind adaptive multiuser detection," IEEE Trans. Inform. Theory, vol. 41, pp. 944-960, 1995.
20. D. Senderowicz, S. Azuma, H. Matsui, K. Hara, S. Kawama, Y. Ohta, M. Miyamoto, and K. Iizuka, "A 23 mW 256-tap 8 MSample/s QPSK matched filter for DS-CDMA cellular telephony using recycling integrator correlators," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, 2000, pp. 354-355.
21. T. Yamasaki, T. Fukuda, and T. Shibata, "A floating-gate-MOS-based low-power CDMA matched filter employing capacitance disconnection technique," in IEEE Symp. VLSI Circuits, Kyoto, Japan, 2003, pp. 267-270.