A simple-architecture motion-detection analog VLSI based on quasi-two-dimensional hardware algorithm

Analog Integrated Circuits and Signal Processing

Volumn 39, Issue 3, 2004, Pages 225-235

  Kimura, Hiroe ^a   Shibata, Tadashi ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

Computational image sensor; Floating gate MOS; Focal plane processing; Motion detection; Quasi two dimensional processing

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTER HARDWARE; COMPUTER SIMULATION; DATA PROCESSING; ELECTRONICS ENGINEERING; IMAGE CODING; IMAGE SENSORS; MICROPROCESSOR CHIPS; MOTION ESTIMATION; REAL TIME SYSTEMS;

COMPUTATIONAL IMAGE SENSORS; FLOATING-GATE MOS; FOCAL PLANE PROCESSING; MOTION DETECTION; QUASI TWO-DIMENSIONAL PROCESSING;

VLSI CIRCUITS;

EID: 3042760332     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1023/B:ALOG.0000029659.27501.c0     Document Type: Conference Paper

References (16)

1. M. Ishikawa, K. Ogawa, T. Komuro, and I. Ishii, "A CMOS vision chip with SIMD processing element array for 1 ms image processing." In Dig. Tech. Papers of 1999 IEEE Int. Solid-State Circuits Conf. (ISSCC'99), 1999, pp. 206-207.
2. C. Koch, A. Moore, W. Bair, T. Horiuchi, B. Bishofberger, and J. Lazzaro, "Computing motion using analog VLSI vision chips: An experimental comparison among four approaches." In Proceedings of the IEEE Workshop on Visual Motion, Oct. 7-9, 1991, pp. 312-324.
3. M. Gottardi and W. Yang, "A CCD/CMOS image motion sensor." In Dig. Tech. Papers of 1993 IEEE Int. Solid-State Circuits Conf. (ISSCC'99), 1993, pp. 194-195, 289.
4. T.K. Horiuchi and C. Koch, "Analog VLSI circuits for visual motion-based adaptation of post-saccadic drift." In Proceedings of Fifth International Conference on Microelectronics for Neural Networks, Feb. 12-14, 1996, pp. 60-66.
5. R. Sarpeshkar, J. Kramer, G. Indiveri, and C. Koch, "Analog VLSI architectures for motion detection: From fundamental limits to system applications." In Proc. IEEE, vol. 84, pp. 969-987, July 1996.
6. T. Horiuchi and E. Niebur, "Conjunction search using a 1-D, analog VLSI-based, attentional search/tracking chip." In Proceedings of 20th Anniversary Conference on Advanced Research in VLSI, March 21-24, 1999, pp. 276-290.
7. G. Indiveri, "Neuromorphic analog VLSI sensor for visual tracking: Circuits and application examples." IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 46, no. 11, pp. 1337-1347, 1999.
8. R. Etienne-Cummings, J. Van der Spiegel, P. Mueller, and M.-Z. Zhang, "A foveated silicon retina for two-dimensional tracking." IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 47, no. 6, pp. 504-517, 2000.
9. R.M. Philipp and R. Etienne-Cummings, "Single chip stereo imager." In Proceedings of the 2003 International Symposium on Circuits and Systems (ISCAS 2003), vol. 4, pp. 808-811, May 25-28, 2003.
10. T. Shibata and T. Ohmi, "A functional MOS transistor featuring gate-level weighted sum and threshold operations." IEEE Trans. Electron Devices, vol. 39, no. 6, pp. 1444-1455, 1992.
11. T. Nakai, T. Shibata, T. Yamashita, and T. Ohmi, "Neuron-MOS parallel search hardware for real-time signal processing." Analog Integrated Circuits and Signal Processing, vol. 21, no. 2, pp. 173-191, 1999.
12. H. Kimura and T. Shibata, "A hardware-friendly algorithm for motion-based saliency detection." In Proceedings of 6th International Conference on Soft Computing (IIZUKA 2000), lizuka, Fukuoka, Japan Oct. 1-4, 2000, pp. 703-709.
13. H. Kimura and T. Shibata, "A motion-based analog VLSI saliency detector using quasi-two-dimensional hardware algorithm." In Proceedings of 2002 IEEE International Symposium on Circuits and Systems (ISCAS 2002), Arizona, May 26-29, 2002, pp. III333-336.
14. K. Ito, M. Ogawa, and T. Shibata, "A high-performance ramp-voltage-scan winner-take-all circuit in an open loop architecture." vol. 41, no. 4B, pp. 2301-2305, 2002.
15. N.M. Yu, T. Shibata, and T. Ohmi, "A real-time center-of-mass tracker circuit implemented by neuron MOS technology." IEEE Transactions on Circuit and Systems II, vol. 45, no. 4, pp. 495-503, 1998.
16. T. Shibata, "Intelligent signal processing based on a psychologically-inspired VLSI brain model." IEICE Trans. Fundamentals, vol. E85-A, no. 3, pp. 600-609, 2002.