A motion-based analog VLSI saliency detector using quasi-two-dimensional hardware algorithm

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 3, Issue , 2002, Pages

  Kimura, Hiroe ^a   Shibata, Tadashi ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; LINEAR NETWORKS; MOTION ESTIMATION; OBJECT RECOGNITION; PATTERN RECOGNITION SYSTEMS; TWO DIMENSIONAL;

ANALOG SALIENCY DETECTOR; IMAGE RECOGNITION SYSTEMS; MOTION BASED SALIENCY DETECTOR; MOTION DETECTION; TWO DIMENSIONAL HARDWARE ALGORITHM;

VLSI CIRCUITS;

EID: 0036292572     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. Algorithms for defining visual regions-of-interest: Comparison with eye fixations
2. Computer-assisted bone age assessment: Image preprocessing and epiphyseal/metaphyseal ROI extraction
3. A functional MOS transistor featuring gate-level weighted sun and threshold operations
4. A hardware-friendly soft-computing algorithm for image recognition
5. An analog similarity evaluation circuit featuring variable functional forms
6. Digital vision chips and high-speed vision systems
7. High dynamic range, arbitrated address event representation digital imager
8. Neuron-MOS parallel search hardware for real-time signal processing
9. A hardware-friendly algorithm for motion-based saliency detection