Clock network sizing via sequential linear programming with time-domain analysis

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2004, Pages 182-189

  Wang, Kai ^a   Marek Sadowska, Malgorzata ^a  

^a University of California   (United States)

Author keywords

Clock skew; Sequential linear programming; Sizing; Time domain analysis

Indexed keywords

COMPUTER SIMULATION; ELECTRIC POWER DISTRIBUTION; ITERATIVE METHODS; LINEAR PROGRAMMING; PROBLEM SOLVING; TIME DOMAIN ANALYSIS;

CLOCK NETWORKS; CLOCK SKEW; SEQUENTIAL LINEAR PROGRAMMING; SIZING;

SPURIOUS SIGNAL NOISE;

EID: 2942630777     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/981066.981105     Document Type: Conference Paper

References (20)

1. D. P. Bertsekas. Nonlinear Programming. Athena Scientific, Belmont, Massachusetts, 1995.
2. K. D. Boese and A. B. Kahng. Zero-skew clock routing trees with minimum wire length. In Proc. 5th IEEE International Conference on ASIC, pages 17-21, 1992.
3. T. H. Chao, Y. C. Hsu, J. M. Ho, K. D. Boese, and A. B. Kahng. Zero skew clock net routing. IEEE Trans. Circuits Syst. II, 39:799-814, Nov 1992.
4. H. Chen and D. Ling. Power supply noise analysis methodology for deep-submicron vlsi chip design. In Proceedings of DAC, 1997.
5. J. Cong, L. He, C.-K. Koh, and P. H. Madden. Performance optimization of vlsi interconnect layout. Integration, the VLSI Journal, pages 1-94, 1996.
6. J. Cong, A. B. Kahng, C. K. Koh, and C. W. A. Tsao. Bounded-skew clock and steiner routing. ACM Trans. on Design Automation of Electronic Systems, 4(1):1-46, Jan 1999.
7. J. Cong and K. S. Leung. Optimal wiresizing under the distributed elmore delay model. In Proc. Int. Conf. Computer-Aided Design, pages 634-639, 1993.
8. M. P. Desai, R. Cvijetic, and J. Jensen. Sizing of clock distribution networks for high performanc cpu chips. In Proc. 33th Design Automation Conf., pages 389-394, 1996.
9. A. Dharchoudhury, R. Panda, D. Blaauw, and R. Vaidyanathan. Design and analysis of power distribution networks in powerpc microprocessors. In Proceedings of DAC, 1998.
10. W. C. Elmore. The transient response of damped linear networks with particular regard to wide-band amplifiers. Journal of Applied Physics, pages 55-63, 1948.
11. E. G. Friedman. Clock distribution networks in synchronous digital integrated circuits. In Proceedings of IEEE, volume 89, pages 665-692, 2001.
12. L. W. Nagel. Spice2: a computer program to simulate semiconductor circuits. Technical Report ERL-M520. UC Berkeley, May 1975.
13. S. R. Nassif and J. Kozhaya. Fast power grid simulation. In Proceedings of DAC, 2000.
14. S. Pullela, N. Menezes, and L. T. Pillage. Reliable nonzero skew clock trees using wire width optimization. In Proc. 30th Design Automation Conf., pages 165-170, 1993.
15. J. Qian, S. Pullela, and L. T. Pileggi. Modeling the effective capacitance for the rc interconnect of cmos gates. IEEE Trans. Computer-Aided Design, pages 1526-1535, 1994.
16. R.Chaudhry, D. Blaauw, R. Panda, and T. Edwards. Current signature compression for ir-drop analysis. In Proc. Design Automation Conf., 2000.
17. R. Saleh, S. Z. Hussain, S. Rochel, and D. Overhauser. Clock skew verification in the presence of ir-drop in the power distribution network. IEEE Trans. Computer-Aided Design, 19:635-644, 2000.
18. N. H. E. Weste and K. Eshraghian. Principles of CMOS VLSI Design: a Systems Perspective. Addison-Wesley, MA, 2 edition, 1993.
19. M. Zhao, K. Gala, V. Zolotov, Y. Fu, and R. Panda. Worst case clock skew under power supply variations. In Proc. of TAU, pages 22-28, 2002.
20. Q. Zhu and W. W. M. Dai. High-speed clock network sizing optimization based on distributed rc and lossy rlc interconnect models. IEEE Trans. Computer-Aided Design, 15:1106-1118, 1996.