Finite precision implementation of LDPC decoders

IEE Proceedings: Communications

Volumn 152, Issue 6, 2005, Pages 1098-1102

  Masera, G ^a   Quaglio, F ^a   Vacca, F ^a  

^a POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

APPROXIMATION THEORY; BINARY CODES; BIT ERROR RATE; COMPUTATIONAL COMPLEXITY; DIGITAL ARITHMETIC; ERROR CORRECTION;

ARITHMETIC APPROXIMATION; ERROR CORRECTING CODES; FINITE PRECISION; LOW-DENSITY PARITY-CHECK (LDPC) CODES;

DECODING;

EID: 29144519303     PISSN: 13502425     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1049/ip-com:20050205     Document Type: Conference Paper

References (19)

1. Gallager, R.G.: 'Low density parity check codes', IRE Trans. Inf. Theory, 1962, IT-8, (1), pp. 21-28
2. MacKay, D.J.C., and Neal, R.M.: 'Near Shannon limit performance of low density parity check codes', Electron. Lett., 1997, 33, (6), pp. 457-458
3. MacKay, D.J.C.: 'Good error-correcting codes based on very sparse matrices', IEEE Trans. Inf. Theory, 1999, 45, (2), pp. 399-431
4. Richardson, T.J., Shokrollahi, M.A., and Urbanke, R.L.: 'Design of capacity-approching irregular low-density parity-check codes', IEEE Trans. Inf. Theory, 2001, 47, (2), pp. 619-637
5. Blanksby, A.J., and Howland, C.J.: 'A 690-mW 1-Gb/s 1024-b, rate 1/2 low-density parity-check code decoder', IEEE J. Solid-State Circuits, 2002, 37, (3), pp. 404-412
6. Mansour, M.M., and Shanbhag, N.R.: 'High throughput LDPC decoders', IEEE Trans. VLSI Syst., 2003, 11, (6), pp. 976-996
7. Guilloud, F., Boutillon, E., and Danger, J.: 'λ-min decoding algorithm of regular and irregular LDPC codes'. Proc. 3rd Int. Symp. on Turbo Codes & Related Topics, Brest, France, Sept. 2003
8. Hocevar, D.E.: 'LDPC code construction with flexible hardware implementation'. Proc. IEEE Int. Conf. on Communications 2003, (ICC 2003), Anchoarage, USA, May 2003, Vol. 4, pp. 2708-2712
9. Zhang, T., and Parhi, K.K.: 'A 54 Mbps (3, 6)-regular FPGA LDPC decoder'. Proc. IEEE Workshop on Signal Processing Systems 2002 (SIPS'02). Oct. 2002, pp. 127-132
10. Bahl, L., Cocke, J., Jelinek, F., and Raviv, J.: 'Optimal decoding of linear codes for minimizing symbol error rate', IEEE Trans. Inf. Theory, 1974, 20, (3), pp. 284-287
11. Masera, G.: 'Flexible hardware for wireless communications: a case of study'. Proc. URSI XI National Symp. of Radio Science, Poznan, Poland, April 2005
12. Quaglio, F., Vacca, F., and Masera, G.: 'Low complexity, flexible LDPC decoders'. Proc. 14th IST Mobile Summit 2005, June 2005, (to be published)
13. Abed, K.H., and Siferd, R.E.: 'CMOS VLSI implementation of a low-power logarithmic converter', IEEE Trans. Comput., 2003, 52, (11), pp. 1421-1433
14. Mitchell, J.N. Jr.: 'Computer multiplication and division using binary logarithms', IRE Trans. Electron. Comput., 1962, 11, pp. 512-517
15. Neal, R.: (2001, Nov.) LDPC CoDec C Code package. Release of 2001-11-18. [Online]. Available: http://www.cs.toronto.edu/~radford/ ldpc.software.html
16. Dinoi, L., Sottile, F., and Benedetto, S.: 'Design of variable-rate irregular LDPC codes with low error floor'. Proc. IEEE Int. Conf. Communications (ICC 2005), May 2005, (to be published)
17. Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specification, IEEE Std. 802.16e, 2005
18. Zhang, T., Wang, Z., and Pahri, K.K.: 'On finite precision implementation of low density parity check codes decoder'. Proc. IEEE Workshop on Signal Processing Systems, Sept. 2001, pp. 25-36
19. Kienle, F., Brack, T., and Wehn, N.: 'A synthesizable IP Core for DVB-S2 LDPC code decoding'. Proc. DATE 2005, Mar. 2005, pp. 100-105