A fully integrated 24-GHz phased-array transmitter in CMOS

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 12, 2005, Pages 2502-2513

  Natarajan, Arun ^a,b   Komijani, Abbas ^a,b   Hajimiri, Ali ^a,b,c  

^a IEEE   (United States)

^b CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^c SolidState Circuits Society AdCom

Author keywords

CMOS; Integrated circuits; Multiphase oscillator; Phased arrays; Power amplifiers; Radar; Transmitter; Wireless communications

Indexed keywords

MULTIPHASE OSCILLATORS; PEAK-TO-NULL RATIO; PHASED ARRAYS;

PHASE SHIFT; PHASE SHIFT KEYING; POWER AMPLIFIERS; RADAR; TRANSMITTERS; WIRELESS TELECOMMUNICATION SYSTEMS;

CMOS INTEGRATED CIRCUITS;

EID: 29044450071     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.857420     Document Type: Conference Paper

References (28)

1. R. C. Hansen. Ed., Significant Phased Array Papers, Norwood, MA: Artech House, 1973.
2. D. Parker and D. C. Zimmermann, "Phased arrays-Part I: Theory and architectures," IEEE Trans. Microw. Theory Tech., vol. 50, no. 3, pp. 678-687, Mar. 2002.
3. _, "Phased-arrays-Part II: Implementations, applications, and future trends." IEEE Trans. Microw. Theory Tech., vol. 50, no. 3, pp. 688-698, Mar. 2002.
4. Y. Akamine et al., "A loop-bandwidth calibration system for fractional-.V synthesizer and ΔΣ PLL transmitter," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, vol. 48, San Francisco, CA, Feb. 2005, pp. 314-315.
5. R. B. Staszewski et al., "All-digital PLL and GSM/EDGE transmitter in 90 nm CMOS." in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. of Tech. Papers, vol. 48. San Francisco, CA, Feb. 2005, pp. 316-317.
6. X. Guan, H. Hashemi, and A. Hajimiri, "A fully integrated 24-GHz eight-element phased-array receiver in silicon," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2311-2320, Dec. 2004.
7. J. Paramesh, R. Bishop, K. Soumyanath, and D. Allstot, "A 1.4 V 5 GHz four-antenna Cartesian-combining receiver in 90 nm CMOS for beamforming and spatial diversity applications." in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, vol. 48, San Francisco, CA, Feb. 2005, pp. 210-211.
8. Federal Communications Commission, FCC 02-04, Section 15.515.15.249.
9. D. Lu, D. B. Rutledge, M. Kovacevic, and J. Hacker, "A 24 GHz patch array with a power amplifier/low-noise amplifier MMIC," Int. J. Infrared Millim. Waves, vol. 23, pp. 693-704, May 2002.
10. D. B. Rutledge, The Electronics of Radio. New York: Cambridge Univ. Press, 1999.
11. C. A. Balanis, Antenna Theory: Analysis and Design, 2nd ed. New York: Wiley, 1997.
12. C. E. Shannon, "A mathematical theory of communications," Bell Syst. Tech. J., vol. 27, no. 3, pp. 379-423 and 623-656, 1948.
13. T. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2nd ed. New York: Cambridge Univ. Press, 2004.
14. H. Hashemi, X. Guan, A. Komijani, and A. Hajimiri, "A 24-GHz SiGe phased-array receiver-LO phase shifting approach," IEEE Trans. Microw. Theory Tech., vol. 53, no. 2, pp. 614-626. Feb. 2005.
15. H. Zarei and D. J. Allstot, "A low-loss phase shifter in 180 nm CMOS for multiple-antenna receivers," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, vol. 47, San Francisco. CA, Feb. 2004. pp. 392-534.
16. M. Chua and K. Martin, "A 1 GHz programmable analog phase shifter for adaptive antennas," in Proc. IEEE Custom Integrated Circuits Conf., Santa Clara, CA, May 1998, pp. 11-14.
17. A. Hajimiri, A. Komijani, A. Natarajan, X. Guan, and H. Hashemi, "Phased-array systems in silicon," IEEE Commun. Mag., vol. 42, no. 8. pp. 122-130, Aug. 2004.
18. G. L. Stuber, J. R. Barry, S. W. McLaughlin, Y. Li, M. A. Ingram, and T. G. Pratt, "Broadband MIMO-OFDM wireless communications." Proc. IEEE, vol. 92, no. 2, pp. 271-294, Feb. 2004.
19. A. Komijani, A. Natarajan, and A. Hajimiri, "A 24 GHz, +14.5 dBm fully-integrated power amplifier in 0.18 μ m CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 9, pp. 1901-1908, Sep. 2005.
20. D. K. Weaver, "A third method of generation and detection of single-sideband signals," Proc. IRE, vol. 44, no. 44, pp. 1703-1705, Dec. 1956.
21. A. Natarajan, A. Komijani, and A. Hajimiri, "A 24 GHz phased-array transmitter in 0.18 μ m CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, vol. 48, San Francisco, CA, Feb. 2005. pp. 212-213.
22. J. Jussila, J. Ryyanen, K. Kivakas, L. Sumanen, A. Parssinen. and K. Haionen, "A 22 mA 3.7 dB NF direct conversion receiver for 3 G WCDMA, " in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, vol. 44, San Francisco, CA, Feb. 2001. pp. 284-285.
23. Z. Zhang, Z. Chen, L. Tsui, and J. Lau, "930 MHz CMOS DC-offsetfree direct-conversion 4-FSK receiver," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, vol. 44, San Francisco, CA, Feb. 2001, pp. 290-291.
24. IE3D Electromagnetic Simulation User Manual, Release 8, Zeland Software Inc., Zeland, CA, 2001.
25. A. Komijani and A. Hajimiri, "A 24 GHz, +14.5 dBm fully-integrated power amplifier in 0.18 μ m CMOS," in Proc. Custom Integrated Circuits Conf., Orlando, FL, Oct. 2004, pp. 561-564.
26. T. S. D. Cheung et al, "On-chip interconnect for mm-wave applications using an all-copper technology and wavelength reduction," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, vol. 46, San Francisco, CA, Feb. 2003, pp. 396-397.
27. J. Savoj and B. Razavi, "A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase-frequency detector," IEEE J. SolidState Circuits, vol. 38, no. 1, pp. 13-21, Jan. 2003.
28. A. Joseph et al, "A 0.18 μ m BiCMOS technology featuring 120/100 GHz (ft/fmax) HBT and ASIC-compatible CMOS using copper interconnect," in Proc. Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Minneapolis, MN, 2001, pp. 143-146.