Compact MOSFET modeling for harmonic distortion analysis

Proceedings of the IEEE International Caracas Conference on Devices, Circuits and Systems, ICCDCS

Volumn , Issue , 2004, Pages 111-117

  Iniguez B ^a   Picos, R ^b   Kwon, I ^c   Shur, M S ^d   Fjeldly, T A ^e   Lee, K ^c  

^a UNIVERSITAT ROVIRA I VIRGILI   (Spain)

^b UNIVERSITAT DE LES ILLES BALEARS   (Spain)

^c Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^d RENSSELAER POLYTECHNIC INSTITUTE   (United States)

^e UniK   (Norway)

Author keywords

Harmonic distortion; MOS devices; MOSFET modeling; RF performance

Indexed keywords

COMPUTER SIMULATION; ELECTRIC CURRENTS; FUNCTIONS; HARMONIC DISTORTION; MOS DEVICES;

DEEP-SUBMICRON CHANNELS; DRAIN CURRENT; MOSFET MODELING; RF PERFORMANCE;

MOSFET DEVICES;

EID: 28444473028     PISSN: 15416275     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (21)

1. K. Lee, "The Impact of nm CMOS Technology of Wireless Circuit and System," Proc of the 2003 Asia-pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices
2. Shin, Hyungcheol; Minkyu Je; Jeonghu Han; Kwyro Lee, Microelectronics Reliability, vol. 43 no. pp.601-609, Apr. 2003
3. R. Van Langevelde and F. M. Klaassen, IEEE Trans. on Electron Devices, vol. 44, no. 11, pp. 2044-2052, November 1997.
4. R. van Langevelde, et al. Electron Devices Meeting, 2000. IEDM Technical Digest. International, Pages:807-810, 10-13 Dec. 2000
5. R. van Langevelde and F. M. Klaassen, Solid-State Electronics, vol. 44, no., pp. 409-418, March 2000.
6. nd ed., New York: McGraw Hill, 1999.
7. T. -L. Chen and G. Gildenblat, Solid-State Electronics, vol. 45, pp. 335-339, 2001.
8. K. Joardar, et al., IEEE Trans. on Electron Devices, vol. 45, pp. 134-148, January 1998.
9. J. -M. Sallese, et al., Solid-State Electronics, vol. 47, pp. 677-683, 2003.
10. A.I.A.Cunha, M.C.Schneider, C.Galup-Montoro, "An MOS Transistor Model for Analog Circuit Design", IEEE Journ. Solid-State Circuits,Vol. 33, No 10, pp.1510-1519, October 1998.
11. C. -K. Park, et al., "A unified current-voltage model for long-channel nMOSFETs," IEEE Trans. on Electron Devices, vol. 38, pp. 399-406, February 1991.
12. M. S. Shur, T. A. Fjeldly, T. Ytterdal and K. Lee, "Unified MOSFET model," Solid-State Electronics, vol. 35, no. 12, pp. 1795-1802, December 1992.
13. K. Lee, M. Shur, T. A. Fjeldly and T. Ytterdal, Semiconductor Device Modeling for VLSI, Prentice-Hall, 1993.
14. T. A. Fjeldly, T. Ytterdal and M. Shur, Introduction to Device Modeling and Circuit Simulation, New York, John Wiley & Sons, 1998.
15. B. Iñíguez and E. García-Moreno, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, no. 2, pp. 163-166, February 1995.
16. B. Iñíguez and E. García-Moreno, Analog Integrated Circuits and Signal Processing (Kluwer), vol. 13, no. 3, pp. 241-259, July 1997.
17. S. B. Chiah, et al., IEEE Electron Device Letters, vol. 25, no. 5, May 2004
18. C. C. McAndrew, B. K. Bhattacharyya and O. Wing, IEEE Electron Device Letters, vol. 12, pp. 565-567, October 1991.
19. N. D. Arora, et al., IEEE Trans. on Electron Devices, vol. 41, pp. 988-997, June 1994.
20. Y. Cheng, et al., IEEE Trans. on Electron Devices, vol. 44, pp. 277-287, February 1997.
21. J. A. Power and W. A. Lane, IEEE Trans on Computer-Aided Design, vol. 11, pp. 1418-1425, November 1992.