메뉴 건너뛰기




Volumn 82, Issue 3-4 SPEC. ISS., 2005, Pages 554-560

Optimization of shear test for flip chip solder bump using 3-dimensional computer simulation

Author keywords

Finite element analysis; Flip chip; Shear height; Shear speed

Indexed keywords

COMPUTER SIMULATION; FINITE ELEMENT METHOD; FRACTURE; OPTIMIZATION; SHEAR STRESS; SOLDERED JOINTS;

EID: 28144449941     PISSN: 01679317     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mee.2005.07.055     Document Type: Conference Paper
Times cited : (11)

References (13)
  • 7
    • 28144452194 scopus 로고    scopus 로고
    • JESD22-B117, JEDEC Solid State Technology Association, 2000
    • JESD22-B117, JEDEC Solid State Technology Association, 2000.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.