Automated nonlinear macromodelling of output buffers for high-speed digital applications

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 51-56

  Dong, Ning ^a   Roychowdhury, Jaijeet ^a  

^a UNIVERSITY OF MINNESOTA   (United States)

Author keywords

I O buffer macromodeling; Nonlinear macromodeling

Indexed keywords

CROSSTALK; SIGNAL PROCESSING; SPURIOUS SIGNAL NOISE; SWITCHING; TRANSISTORS;

I/O BUFFER MACROMODELING; NONLINEAR MACROMODELING; SIGNAL INTEGRITY; SIMULTANEOUS SWITCHING NOISE (SSN);

NONLINEAR SYSTEMS;

EID: 27944452668     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1065579.1065598     Document Type: Conference Paper

References (23)

1. I/O Buffer Information Specification (IBIS) Ver. 4.1. http://www.eigroup.org/ibis.
2. A. Boni, A. Pierazzi, and D. Vecchi. LVDS I/O Interface for Gb/s-per-Pin Operation in 0.35-um CMOS. IEEE J. Solid-State Ckts:, 36(4):706-711, Apr. 2001.
3. N. Dong and J. Roychowdhury. Piecewise Polynomial Nonlinear Model Reduction. Proc. IEEE DAC, 2003.
4. N. Dong and J. Roychowdhury. Automated Extraction of Broadly Applicable Nonlinear Analog Macromodels from SPICE-level Descriptions. Proc. IEEE CICC, 2004.
5. P. Feldmann and R. Freund. Efficient linear circuit analysis by Padé approximation via the Lanczos process. IEEE Trans. CAD, 14(5):639-649, May 1995.
6. R. Freund. Reduced-order modeling techniques based on Krylov subspaces and their use in circuit simulation. Technical Report 11273-980217-02TM, Bell Laboratories, 1998.
7. R. W. Freund. Krylov-subspace methods for reduced-order modeling in circuit simulation. Journal of Computational and Applied Mathematics, 123:395-421, 2000.
8. K. Gallivan, E. Grimme, and P. V. Dooren. Asymptotic waveform evaluation via a lanczos method. Appl. Math. Lett., 7:75-80, 1994.
9. E. Grimme. Krylov Projection Methods for Model Reduction. PhD thesis, University of Illinois, EE Dept, Urbana-Champaign, 1997.
10. P. Heydari. Design and analysis of low-voltage current-mode logic buffers. Fourth International Symposium on Quality Electronic Design, pages 293-298, 2003.
11. P. Li and L. T. Pileggi. NORM: Compact Model Order Reduction of Weakly Nonlinear Systems. Proc. IEEE DAC, 2003.
12. B. Mutnury, M. Swaminathan, and J. Libous. Macro-modeling of non-linear I/O drivers using spline functions and finite time difference approximation. Proc. Electrical Performance of Electronic Packaging, pages 273-276, 2003.
13. J. Phillips. Projection frameworks for model reduction of weakly nonlinear systems. In Proc. IEEE DAC, June 2000.
14. M. Rewienski and J. White. A Trajectory Piecewise-Linear Approach to Model Order Reduction and Fast Simulation of Nonlinear Circuits and Micromachined Devices. IEEE Trans. CAD, 22(2), Feb. 2003.
15. J. Roychowdhury. Reduced-order modelling of linear time-varying systems. In Proc. ICCAD, Nov. 1998.
16. J. Roychowdhury. Reduced-order modelling of time-varying systems. IEEE Trans. Ckts. Syst. - II: Sig. Proc., 46(10), Nov. 1999.
17. J. Roychowdhury. An Overview of Automated Macromodelling Techniques for Mixed-Signal Systems. Proc. IEEE CICC, 2004.
18. J. Savoj and B. Razavi. A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector. IEEE J. Solid State Ckts., 36:761-768, May 2001.
19. I. Stievano, F. Canavero, Z. Chen, G. katopis, and I. Maio. Parametric macromodels of drivers for SSN simulations. IEEE Trans. Electromagnetic Compat., 2:616-621, Aug. 2003.
20. I. Stievano, I. Maio, and F. Canavero. Parametric Macromodels of Digital I/O Ports. IEEE Irons. on advanced packaging, 25(2):255-264, May 2002.
21. D. Vasilyev, M. Rewienski, and J. White. A TBR-based Trajectory Piecewise-Linear Algorithm for Generating Accurate Low-order Models for Nonlinear Analog Circuits and MEMS. Proc. IEEE DAC, 2003.
22. B. Yang and B. MacGaughy. An Essentially Non-Oscillatory (ENO) High-Order Accurate Adaptive Table Model for Device Modeling. Proc. IEEE DAC, 2004.
23. Q. Zhang and K. Gupta. Neural Networks for RF and Microwave Design. Boston: Artech House, 2000.