Locality-conscious workload assignment for array-based computations in MPSOC architectures

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 95-100

  Li, Feihui ^a   Kandemir, Mahmut ^a  

^a The Pennsylvania State University   (United States)

Author keywords

Data Locality; MPSoC

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER ARCHITECTURE; COMPUTER PROGRAMMING; DATA REDUCTION; PARALLEL PROCESSING SYSTEMS;

ARRAY-BASED COMPUTATIONS; DATA LOCALITY; MPSOC; WORKLOAD ASSIGNMENT;

MICROPROCESSOR CHIPS;

EID: 27944449256     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1065579.1065609     Document Type: Conference Paper

References (19)

1. A. Agarwal, D. Kranz, and V. Natarajan. Automatic partitioning of parallel loops and data arrays for distributed shared memory multiprocessors. In Proc. International Conference on Parallel Processing, 1993.
2. S. P. Amarasinghe, J. M. Anderson, M. S. Lam, and C. W. Tseng. The SUIF compiler for scalable parallel machines. In Proc. SIAM Conference on Parallel Processing for Scientific Computing, February, 1995.
3. U. Banerjee. Dependence Analysis for Supercomputing. Kluwer Academic Publishers, 1988.
4. F. Catthoor et al. Custom memory management methodology - exploration of memory organization for embedded multimedia system design. Kluwer Academic Publishers, 1998.
5. M. Cierniak and W. Li. Unifying data and control transformations for distributed shared memory machines. In Proc. Conference on Programming Language Design and Impl., 1995.
6. I. Kadayif, M. Kandemir, and M. Karakoy. An energy saving strategy based on adaptive loop parallelization. In Proc. DAC, 2002.
7. I. Kadayif, I. Kolcu, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. Exploiting processor workload heterogeneity for reducing energy consumption in chip multiprocessor. In Proc. DATE, 2004.
8. I. Kodukula, N. Ahmed, and K. Pingali. Data-centric multilevel blocking. In Proc. ACM Conf. on Programming Language Design and Impl., 1997.
9. V. Krishnan and J. Torrellas. A chip multiprocessor architecture with speculative multi-threading. IEEE Transactions on Computers, Special Issue on Multi-threaded Architecture, 1999.
10. J. Li, J. Martinez, and M. Huang. The thrifty barrier: Energy-efficient synchronization in shared-memory multiprocessors. In Proc. High Performance Computer Arch., 2004.
11. S.A. McKee and W. A. Wulf. Access ordering and memory-conscious cache utilization. In Proc. Symposium on High-Performance Computer Arch., 1995.
12. T. C. Mowry, M. S. Larn, and A. Gupta. Design and evaluation of compiler algorithm for prefetching. In Proc. International Conference on Architectural Support for Programming Languages and Operating Systems, 1992.
13. MP98: a mobile processor. http://www.labs.nec.co.jp/MP98/top-e.htm.
14. K. Olukotun, B. A. Nayfeh, L. Hammond, K. Wilson, and K. Chang. The case for a single chip multiprocessor. In Proc. Conference on Architectural Support far Programming Languages and Operating Systems, 1996.
15. The Omega Project. http://www.cs.umd.edu/projects/omega/
16. R. Sasanka, S. V. Adve, Y.-K. Chen, and E. Debes. The energy efficiency of CMP vs. SMT for multimedia workloads. In Proc. the 18th Annual International Conference on Supercomputing, 2004.
17. W.-T. Shiue and C. Chakrabarti. Memory exploration for low-power embedded systems. In Proc. Design Automation Conference, 1999.
18. O. Temam, E. D. Granston, and W. Jalby. To copy or not copy: A compile-technique for assessing when data copying should be used to eliminate cache conflicts. In Proc. Supercomputing'93, 1993.
19. M. Wolf and M. Lam. A data locality optimizing algorithm. In Proc. Conference on Programming Language Design and Impl., 1991.