Design space exploration for dynamically reconflgurable architectures

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn I, Issue , 2005, Pages 366-371

  Miramond, Benoît ^a   Delosme, Jean Marc ^a  

^a UNIVERSITÉ D EVRY VAL D ESSONNE   (France)

Author keywords

[No Author keywords available]

Indexed keywords

DATA FLOW GRAPHS; DYNAMICALLY RECONFLGURABLE ARCHITECTURES; EMBEDDED SYSTEM ARCHITECTURES; SEARCH ALGORITHMS;

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; CONSTRAINT THEORY; COST EFFECTIVENESS; DATA FLOW ANALYSIS; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; OPTIMIZATION; PERFORMANCE; PROGRAM PROCESSORS; QUALITY CONTROL;

LOGIC DESIGN;

EID: 27644595222     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.118     Document Type: Conference Paper

References (15)

1. Altera. Excalibur architecture, www.altera.com, 2004.
2. Atmel. AT94K architecture, www.atmel.com, 2004.
3. M. Auguin and K. Ben Chehida et al. Partitioning and codesign tools & methodology for reconfigurable computing: the EPICURE philosophy. In Proc. 3rd Workshop on Systems, Architectures, Modeling Simulation, pages 46-51, July 2003.
4. B. Carré. Graphs and Networks. Oxford Univ. Press, 1985.
5. K. S. Chatha and R. Vemuri. Hardware-software codesign for dynamically reconfigurable architectures. In P. Lysaght et al., editor. Field-Programmable Logic and Applications, pages 175-184. Springer-Verlag, Berlin, 1999.
6. K. B. Chehida and M. Auguin. HW/SW partitioning approach for reconfigurable system design. In Proc. Intnl. Conf. on Compilers, Architectures and Synthesis for Embedded Systems, pages 247-251, 2002.
7. C. Haubelt, J. Teich, K. Richter, and R. Ernst. System design for flexibility. In Proc. Design Automation and Test in Europe (DATE'02), pages 854-861. March 2002.
8. M. Kaul, R. Vemuri, S. Govindarajan, and I. Ouaiss. An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of DSP applications. In Proc. of Design Automation Conf., pages 616-622, 1999.
9. J. Lam. An efficient simulated annealing schedule. PhD thesis, Computer Science, Yale University, 1988.
10. R. Maestre and F. Kurdahi et al. Kernel scheduling in reconfigurable computing. In Proc. Conf. on Design, Automation and Test in Europe (DATE'99), pages 90-110, March 1999.
11. B. Miramond. Optimization method for hw/sw partitioning of systems described with multiple models of computation. PhD thesis, Université d'Evry. France, 2003, (in French).
12. J. Noguera and R. Badia. HW/SW codesign techniques for dynamically reconfigurable architectures. IEEE Transactions on VLSI Systems. 10(4):399-115. August 2002.
13. D. N. Rakhmatov and S. B. Vrudhula. Hardware-software bipartitioning for dynamically reconfigurable systems. In Proc. 10th Intnl. Worshop on Hardware/Sofware Codesign, CODES'02, pages 145-150, May 2002.
14. E. Shang and N. K. Jha. Hardware-software co-synthesis of low power real-time distributed embedded systems with dynamically reconfigurable FPGAs. In 15th IEEE Intnl. Conf. on VLSI Design, pages 345-352, Jan. 2002.
15. W. Swartz. Automatic layout of analog and digital mixed macro/standard cell integrated circuits. PhD thesis, Electrical Engineering, Yale University, 1993.