Energy conscious online architecture adaptation for varying latency constraints in sensor network applications

CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis

Volumn , Issue , 2005, Pages 148-153

  Kallakuri, Sankalp ^a   Doboli, Alex ^a  

^a STONY BROOK UNIVERSITY   (United States)

Author keywords

Continuous Time Adaptation; Sensor Networks

Indexed keywords

APPROXIMATION THEORY; COMPUTER HARDWARE; CONSTRAINT THEORY; ENERGY UTILIZATION; MARKOV PROCESSES; OPTIMIZATION; SENSORS;

CONTINUOUS TIME ADAPTATION; LATENCY CONSTRAINTS; SENSOR NETWORKS;

COMPUTER ARCHITECTURE;

EID: 27644480300     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1084834.1084875     Document Type: Conference Paper

References (17)

1. L. Benini, A.Bogliolo, and G. Micheli. A survey of design techniques for system level dynamic power management. IEEE Transactions on VLSI Systems, 8(3):299-316, June 2000.
2. C. G. Cassandras and S. LaFortune. Introduction to Discrete Event Systems. Kluwer Academic Publishers, 1999.
3. P. Eles, Z. Peng, K. Kuchinski, and A. Doboli. System Level Hardware/Software Partitioning using Simulated Annealing and Tabu Search. Kluwer Academic Publishers, 1997.
4. E. Feinberg. Optimal control of average reward constrained continuous time finite markov decision processes. Proceedings of the IEEE Conference on Decision and Control, pages 3805-3810, 2002.
5. S. Hauck, M. H. T.W. Fry, and J. Kao. The chimaera reconfigurable functional unit. IEEE Symposium on FPGAs for Custom Computing Machines, pages 87-96, 1997.
6. S. Kallakuri, A. Doboli, and S. Doboli. Stochastic modeling based environment for synthesis and comparison of bus arbitration policies. Proceedings of IEEE Annual Symposium on VLSI, pages 199-206, 2004.
7. J. Khan and R. Vemuri. An iterative algorithm for battery aware task scheduling on portable computing platforms. Proceedings of Design Automation and Test in Europe, pages 622-627, 2005.
8. A. M. Law and W. D. Kelton. Simulation Modeling and Analysis. McGraw-Hill, 2000.
9. R. Lysecky and F. Vahid. A study of speedups and comptetiveness of fpga soft processors cores using dynamic hardware/software partioning. Proceedings of Design Automation and Test in Europe, pages 18-23, 2005.
10. A. Mainwaring, J. Polastre, R. Szewczyk, D. Culler, and J. Anderson. Wireless sensor networks for habitat monitoring. In Proc. of A CM International Worshop on Wireless Sensor Network Applications, 2002.
11. B. Miramond and J. Delsome. Design space expolration of dynamically reconfigurable architectures. Proceedings of Design Automation and Test in Europe, pages 366-371, 2005.
12. Q. Qiu, Q.Wu, and M.Pedram. Stochastic modeling of a power-managed system: Construction and optimisation. IEEE Transactions on Computer Aided Design, 20(9):1200-1217, October 2001.
13. M. Rahimi, R. Pon, W. Kaiser, G. Sukhatme, D. Estrin, and M. Srivastava. Adaptive sampling for environmental robots. Proc. of International Conference on Robotics and Automation, 2004.
14. G. Stitt and F. Vahid. Hardware/software partitioning of software binaries. Proceedings of the International Conference on Computer Aided Design, pages 164-170, 2002.
15. G. Stitt and F. Vahid. Dynamic hardware/software partioning: A first approach. Proceedings of the Design Atomation Conference, pages 250-255, 2003.
16. M. Writhlin and H. B. Disc: The dynamic instruction set computer, fpgas for fast board developement and reconfigurable computing. Proceedings of the SPIE 2607, pages 92-103, 1995.
17. Y.Weng and A. Doboli. Smart sensor architecture customized for image processing applications. Proceedings of IEEE Real-Time and Embedded Technology and Embedded Applications, pages 396-403, 2004.