Prototyping Globally Asynchronous Locally Synchronous circuits on commercial synchronous FPGAs

Proceedings of the International Workshop on Rapid System Prototyping

Volumn , Issue , 2005, Pages 63-69

  Najibi, Mehrdad ^a   Saleh, Kamran ^a   Naderi, Mohsen ^a   Pedram, Hossein ^a   Sedighi, Mehdi ^a  

^a AMIRKABIR UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

DECODING; ELECTRIC POWER UTILIZATION; PERFORMANCE; SWITCHING CIRCUITS; SYNCHRONOUS MACHINERY; SYSTEMS ANALYSIS;

DISTRIBUTOR CONTROLLER; GALS CIRCUITS; GLOBALLY ASYNCHRONOUS LOCALLY SYNCHRONOUS (GALS);

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 26444577632     PISSN: 10746005     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. A. Hemani, T. Meincke, S. Kumar, A. Postula, T. Olsson, P. Nilsson, J. Öberg, P. Ellervee, and D. Lundqvist. "Lowering power consumption in clock by using globally asynchronous, locally synchronous design style", Proc. ACM/IEEE Design Automation Conference, pp. 873-878, June 1999.
2. D.M. Chapiro. Globally Asynchronous Locally Synchronous Systems. PhD thesis, Stanford University, 1984.
3. S. Hauck, G. Borriello, S. Burns, and C. Ebeling. "MONTAGE: An FPGA for Synchronous and Asynchronous Circuits", Workshop on Field Programmable Logic and Applications, 1992.
4. J. Sparso, S. Furber, Principles of Asynchronous Circuit Design - A System Perspective, Kluwer Academic Publishers, 2002.
5. J. Muttersbach, T. Villiger, and W. Fichtner. "Practical Design of Globally-Asynchronous Locally-Synchronous Systems", International Symposium on Advanced Research in Asynchronous Circuits and Systems, April 2000.
6. D.S. Bormann and P.Y.K. Cheung. "Asynchronous Wrappers for Heterogeneous Systems", Proc. International Conference on Computer Design (ICCD), pp. 307-3014, October 1997
7. S. Moore, G. Taylor, R. Mullins, and P. Robinson. "Point to point GALS interconnects", Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 69-75, April 2002.
8. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev. "Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers", IEICE Trans. on Information and Systems, pp. 315-325. March 1997.
9. K.Y. Yun and A. E. Dooply. "Pausible clocking based heterogeneous systems", IEEE Transactions on VLSI Systems, 7(4):482-487, December 1999.
10. G. Taylor, S. Moore, S. Wilcox, and P. Robinson. "An on-chip dynamically recalibrated delay line for embedded selftimed systems", Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, April 2000.
11. th International Conference (FPL 2003), LNCS 2778 Springer, pp. 355-364, September 2003.
12. th NORDIC Signal Processing Sym., October 2002.
13. R. E. Payne. Self-Timed Field Programmable Gate Array Architectures. PhD thesis, University of Edinburgh, 1997.
14. Catherine G. Wong, Alain J. Martin, and Peter Thomas. "An Architecture for Asynchronous FPGAs", Proc. IEEE Int. Conf. on Field-Programmable Technology (FPT), December 2003
15. http://www.xilinx.com
16. K. Saleh, "Hardware Architectures for Reed-Solomon Decoders", Technical Report, Amirkabir University of Technology, January 2003
17. S. Wicker, V. K. Bhargava, Reed-Solomon Codes and Their Applications, IEEE Press, 1994.