Pausible clocking-based heterogeneous systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 7, Issue 4, 1999, Pages 482-488

  Yun, Kenneth Y ^a   Dooply, Ayoob E ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Globally asynchronous locally synchronous; Heterogeneous systems; Stretchable clock; Synchronization

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMMUNICATION CHANNELS (INFORMATION THEORY); INTEGRATED CIRCUIT LAYOUT; MICROPROCESSOR CHIPS; OSCILLATORS (ELECTRONIC); TIMING CIRCUITS;

FIRST-IN FIRST-OUT (FIFO) CHANNEL; STRETCHABLE CLOCK;

VLSI CIRCUITS;

EID: 0033280795     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.805755     Document Type: Article

References (15)

1. M. J. Stucki and J. R. Cox, Jr., "Synchronization strategies," in Proc. 1st Caltech VLSI Conf., 1979, pp. 375-393.
2. C. L. Seitz, "System timing," in Introduction to VLSI Systems, C. A. Mead and L. A. Conway, Eds. Reading, MA: Addison-Wesley, 1980, ch. 7.
3. D. M. Chapiro, "Globally-asynchronous locally-synchronous systems," Ph.D. dissertation, Dept. Comput. Sci., Stanford Univ., Stanford, CA, 1984.
4. F. U. Rosenberger, C. E. Molnar, T. J. Chaney, and T. Fang, "Q-modules: Internally clocked delay-insensitive modules," IEEE Trans. Comput., vol. 37, pp. 1005-1018, Sept. 1988.
5. J. N. Seizovic, "Pipeline synchronization," in Proc. Int. Advanced Res. Asynchronous Circuits Syst. Symp., Nov. 1994, pp. 87-96.
6. L. F. G. Sarmenta, G. A. Pratt, and S. A. Ward, "Rational clocking," in Proc. Int. Conf. Comput. Design, Oct. 1995, pp. 271-278.
7. M. R. Greenstreet, "Implementing a STARI chip," in Proc. Int. Conf. Comput. Design, 1995, pp. 38-43.
8. C. L. Seitz, "Ideas about arbiters," Lambda, vol. 1, no. 1, pp. 10-14, 1980.
9. S. M. Nowick, "Automatic synthesis of burst-mode asynchronous controllers," Ph.D. dissertation, Dept. Comput. Sei., Stanford Univ., Stanford, CA, 1993.
10. K. Y. Yun and D. L. Dill, "Automatic synthesis of extended burst-mode circuits: Part II (automatic synthesis)," IEEE Trans. Computer-Aided Design, vol. 18, pp. 118-132, Feb. 1999.
11. A. J. Martin, "On Seitz's arbiter," Caltech, Pasadena, CA, Tech. Rep. 5212:TR:86, 1986.
12. T. Sakurai, "Optimization of CMOS arbiter and synchronizer circuits with submicron MOSFET's," IEEE J. Solid-State Circuits, vol. 23, pp. 901-906, Aug. 1988.
13. M. B. Josephs and J. T. Yantchev, "CMOS design of the tree arbiter element," IEEE Trans. VLSI Syst., vol. 4, pp. 472-476, Dec. 1996.
14. Scalable Coherent Interface (SCI), IEEE Standard 1596-1992, 1992.
15. S. B. Furber and P. Day, "Four-phase micropipeline latch control circuits," IEEE Trans. VLSI Syst., vol. 4, pp. 247-253, June 1996.