Field-testing IMPACT EPIC research results in Itanium 2

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn 31, Issue , 2004, Pages 26-37

  Sias, John W ^a   Ueng, Sain Zee ^a   Kent, Geoff A ^a   Steiner, Ian M ^a   Hwu, Wen Mei W ^a  

^a United States of America   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONTROL STRUCTURES; EXPLICITLY-PARALLEL INSTRUCTION COMPUTING (EPIC); INSTRUCTION-LEVEL PARALLELISM (ILP); INTEL (CO);

BENCHMARKING; COMPUTER SOFTWARE; CONTROL SYSTEMS; MICROPROCESSOR CHIPS; PERFORMANCE; PROGRAM COMPILERS; SCHEDULING;

PARALLEL PROCESSING SYSTEMS;

EID: 4644318532     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (29)

1. D. Carmean, "The Pentium 4 processor." Hot Chips 13, Stanford University, Palo Alto, CA, August 2001.
2. Intel Corporation, Intel Itanium 2 Processor Reference Manual for Software Development, Document Number 251110-001, June 2002.
3. J. Bharadwaj, K. Menezes, and C. McKinsey, "Wavefront scheduling: Path based data representation and scheduling of subgraphs," in Proceedings of 32nd Annual International Symposium on Microarchitecture, December 1999.
4. J. Bharadwaj, W. Chen, W. Chuang, G. Hoflehner, K. Menezes, K. Muthukumar, and J. Pierce, "The Intel IA-64 compiler code generator," IEEE Micro, pp. 44-53, October 2000.
5. W. W. Hwu, S. A. Mahlke, W. Y. Chen, P. P. Chang, N. J. Warter, R. A. Bringmann, R. G. Ouellette, R. E. Hank, T. Kiyohara, G. E. Haab, J. G. Holm, and D. M. Lavery, "The superblock: An effective technique for VLIW and superscalar compilation," The Journal of Supercomputing, vol. 7, pp. 229-248, January 1993.
6. S. A. Mahlke, D. C. Lin, W. Y. Chen, R. E. Hank, R. A. Bringmann, and W. W. Hwu, "Effective compiler support for predicated execution using the hyperblock," in Proceedings of the 25th International Symposium on Microarchitecture, pp. 45-54, December 1992.
7. W. W. Hwu, R. E. Hank, D. M. Gallagher, S. A. Mahlke, D. M. Lavery, G. E. Haab, J. C. Gyllenhaal, and D. I. August, "Compiler technology for future microprocessors," Proceedings of the IEEE, vol. 83, pp. 1625-1640, December 1995.
8. D. I. August, D. A. Connors, S. A. Mahlke, J. W. Sias, K. M. Crozier, B. Cheng, P. R. Eaton, Q. B. Olaniran, and W. W. Hwu, "Integrated predicated and speculative execution in the IMPACT EPIC architecture," in Proceedings of the 25th International Symposium on Computer Architecture, pp. 227-237, June 1998.
9. Y. Choi, A. Knies, L. Gerke, and T. Ngai, "The impact of if-conversion and branch prediction on program execution on the Intel Itanium Processor," in Proceedings of the 34th International Symposium on Microarchitecture, pp. 182-191, December 2001.
10. S. Triantafyllis, M. Vachharajani, N. Vachharajani, and D. August, "Compiler optimization-space exploration," in Proceedings of the 2003 International Symposium on Code Generation and Optimization, pp. 204-215, 2003.
11. Standard Performance Evaluation Corporation, "SPEC CINT2000 benchmarks." http://www.spec.org/cpu2000/CINT2000.
12. C. McNairy and D. Soltis, "Itanium 2 processor microarchitecture, " IEEE MICRO, vol. 23, pp. 44-55, March 2003.
13. W. W. Hwu, J. W. Sias, M. C. Merten, E. M. Nystrom, R. D. Barnes, C. J. Shannon, S. Ryoo, and J. V. Olivier, "Itanium performance insights." Microprocessor Forum, San Jose, CA, October 2001.
14. UIUC OpenIMPACT Effort, "The OpenIMPACT IA-64 Compiler." http://gelato.uiuc.edu/.
15. S. Eranian, "Perfmon: linux performance monitoring for ia64." Downloadable software with documentation, http://www.hpl.hp.com/research/linux/ perfmon/, 2003.
16. Intel Corporation, Intel IA-64 Architecture Software Developer's Manual Volume 1: Application Architecture, Document Number 245317-003, December 2001.
17. J. Lin, T. Chen, W. Hsu, P. Yew, R. Ju, T. Ngai, and S. Chan, "A compiler framework for speculative analysis and optimizations," in Proceedings of PLDI 2003, pp. 289-299, 2003.
18. B. C. Cheng and W. W. Hwu, "Modular interprocedural pointer analysis using access paths: Design, implementation, and evaluation," in Proceedings of the ACM S1GPLAN '00 Conference on Programming Language Design and Implementation, pp. 57-68, June 2000.
19. W. Pugh and D. Wonnacott, "Eliminating false data dependences using the Omega Test," in Proceedings of the ACM SIGPLAN '92 Conference on Programming Language Design and Implementation, pp. 140-151, June 1992.
20. D. M. Gallagher, W. Y. Chen, S. A. Mahlke, J. C. Gyllenhaal, and W. W. Hwu, "Dynamic memory disambiguation using the memory conflict buffer," in Proceedings of 6th International Conference on Architectual Support for Programming Languages and Operating Systems, pp. 183-193, October 1994.
21. P. H. Wang, H. Wang, J. D. Collins, E. Grochowski, R. M. Kling, and J. P. Shen, "Memory latency-tolerance approaches for itanium processors: Out-of-order execution vs. speculative precomputation," in Proceedings of the 8th International Symposium on High-Performance Computer Architecture, pp. 167-176, February 2002.
22. R. D. Barnes, E. M. Nystrom, J. W. Sias, N. Navarro, S. J. Patel, and W. W. Hwu, "Beating in-order stalls with "flea-flicker" two-pass pipelining," in To appear in: Proceedings of 36th Annual International Symposium on Microarchitecture, December 2003.
23. J. A. Fisher, "Trace scheduling: A technique for global microcode compaction," IEEE Transactions on Computers, vol. C-30, pp. 478-490, July 1981.
24. M. S. Lam, "Software pipelining: An effective scheduling technique for VLIW machines," in Proceedings of the ACM SIGPLAN 1988 Conference on Programming Language Design and Implementation, pp. 318-328, June 1988.
25. P. P. Chang, S. A. Mahlke, W. Y. Chen, and W. W. Hwu, "Profile-guided automatic inline expansion for C programs," Software Practice and Experience, vol. 22, pp. 349-370, May 1992.
26. S. A. Mahlke, W. Y. Chen, W. W. Hwu, B. R. Rau, and M. S. Schlansker, "Sentinel scheduling for VLIW and supercalar processors," in Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 238-247, October 1992.
27. J. W. Sias, W. W. Hwu, and D. I. August, "Accurate and efficient predicate analysis with binary decision diagrams," in Proceedings of 33rd Annual International Symposium on Microarchitecture, pp. 112-123, December 2000.
28. D. M. Gillies, D. R. Ju, R. Johnson, and M. Schlansker, "Global predicate analysis and its application to register allocation," in Proceedings of the 29th International Symposium on Microarchitecture, pp. 114-125, December 1996.
29. V. Kathail, M. S. Schlansker, and B. R. Rau, "HPL PlayDoh architecture specification: Version 1.0," Tech. Rep. HPL-93-80, Hewlett-Packard Laboratories, Palo Alto, CA, February 1994.