메뉴 건너뛰기




Volumn 1863, Issue , 2000, Pages 18-34

Instruction scheduling in the presence of java's runtime exceptions

Author keywords

[No Author keywords available]

Indexed keywords

PROGRAM COMPILERS; SCHEDULING;

EID: 84948978829     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-44905-1_2     Document Type: Conference Paper
Times cited : (1)

References (15)
  • 1
    • 84949023406 scopus 로고    scopus 로고
    • An infrastructure for research in instruction-level parallelism. Produced by a colaboration between Hewlet Packard, University of Illinois, and New York University
    • Trimaran: An infrastructure for research in instruction-level parallelism. Produced by a colaboration between Hewlet Packard, University of Illinois, and New York University. URL: http://www.trimaran.org.
  • 7
    • 0019596071 scopus 로고
    • Trace scheduling: A technique for global microcode compaction
    • J. A. Fisher. Trace scheduling: A technique for global microcode compaction. IEEE Trans. Comput., C-30(7):478-490, 1981.
    • (1981) IEEE Trans. Comput , vol.C-30 , Issue.7 , pp. 478-490
    • Fisher, J.A.1
  • 11
    • 84949023408 scopus 로고    scopus 로고
    • Ia-64 application developer's architecture guide
    • Intel. Ia-64 application developer's architecture guide. URL: http://developer.intel.com/design/ia64, 1999.
    • (1999)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.