메뉴 건너뛰기




Volumn , Issue , 2004, Pages 39-47

A highly fault tolerant PLA architecture for failure-prone nanometer CMOS and novel quantum device technologies

Author keywords

[No Author keywords available]

Indexed keywords

FAULT-TOLERANCE; FOUR-LAYER STRUCTURES; QUANTUM STRUCTURES; SYSTEM ARCHITECTURE;

EID: 24944452442     PISSN: 15505774     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DFTVS.2004.1347823     Document Type: Conference Paper
Times cited : (7)

References (8)
  • 4
    • 0036116430 scopus 로고    scopus 로고
    • Programmable single-electron transistor logic for low-power intelligent Si LSI
    • K. Uchida et al., "Programmable single-electron transistor logic for low-power intelligent Si LSI," Digest of ISSCC 2002, pp. 206-207, 2002.
    • (2002) Digest of ISSCC 2002 , pp. 206-207
    • Uchida, K.1
  • 5
    • 0141499770 scopus 로고    scopus 로고
    • Array-based architecture for FET-based, nanoscale electronics
    • March
    • A. DeHon, "Array-Based Architecture for FET-Based, Nanoscale Electronics," Proc. IEEE Nanotechnology, Vol. 2, No. 1, March 2003, pp. 23-32.
    • (2003) Proc. IEEE Nanotechnology , vol.2 , Issue.1 , pp. 23-32
    • DeHon, A.1
  • 6
    • 3042808315 scopus 로고    scopus 로고
    • CMOS/nano co-design for crossbar-based molecular electronic systems
    • December
    • M. M. Ziegler, M. R. Stan, "CMOS/Nano Co-Design for Crossbar-Based Molecular Electronic Systems," Proc. IEEE Nanotechnology, Vol. 2, No. 4, December 2003, pp. 217-230.
    • (2003) Proc. IEEE Nanotechnology , vol.2 , Issue.4 , pp. 217-230
    • Ziegler, M.M.1    Stan, M.R.2
  • 8
    • 24944493084 scopus 로고    scopus 로고
    • Analog VLSI stochastic perturbative learning architectures
    • T. S. Lande, Edt., Kluwer Academic Publishers, Boston, MA
    • G. Cauwenberghs, "Analog VLSI Stochastic Perturbative Learning Architectures," Neuromorphic Systems Engineering: Neural Networks in Silicon, T. S. Lande, Edt., Kluwer Academic Publishers, Boston, MA, 1998, pp. 409-435.
    • (1998) Neuromorphic Systems Engineering: Neural Networks in Silicon , pp. 409-435
    • Cauwenberghs, G.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.