|
Volumn , Issue , 2004, Pages 39-47
|
A highly fault tolerant PLA architecture for failure-prone nanometer CMOS and novel quantum device technologies
a a
a
EPFL
(Switzerland)
|
Author keywords
[No Author keywords available]
|
Indexed keywords
FAULT-TOLERANCE;
FOUR-LAYER STRUCTURES;
QUANTUM STRUCTURES;
SYSTEM ARCHITECTURE;
CMOS INTEGRATED CIRCUITS;
COMPUTER SIMULATION;
FAILURE ANALYSIS;
LOGIC CIRCUITS;
NANOTECHNOLOGY;
QUANTUM ELECTRONICS;
|
EID: 24944452442
PISSN: 15505774
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/DFTVS.2004.1347823 Document Type: Conference Paper |
Times cited : (7)
|
References (8)
|