Using reconfigurability to achieve real-time profiling for hardware/software codesign

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn 12, Issue , 2004, Pages 190-199

  Shannon, Lesley ^a   Chow, Paul ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

Embedded processor; FPGA; Hardware software codesign; Performance measurement; Profiling; Soft processor

Indexed keywords

COMPUTER PROGRAMMING; COMPUTER SCIENCE; COMPUTER SIMULATION; COMPUTER WORKSTATIONS; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; MATHEMATICAL MODELS; PROGRAM PROCESSORS; SOFTWARE ENGINEERING;

EMBEDDED PROCESSORS; HARDWARE/SOFTWARE CODESIGN; PERFORMANCE MEASUREMENT; PROFILING; SOFT PROCESSOR;

REAL TIME SYSTEMS;

EID: 2442602417     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/968280.968308     Document Type: Conference Paper

References (27)

1. Altera's Home Page. Online: http://www.altera.com.
2. Xilinx's Home Page. Online: http://www.xilinx.com.
3. K. S. Hemmert, J. L. Tripp, B. Hutchings, and P. A. Jackson. Source Level Debugger for the Sea Cucumber Synthesizing Compiler. In IEEE Symposium on Field-Programmable Custom Computing Machines, April 2003.
4. GNU's Not Unix! The GNU Project and Free Software Foundation (FSF). Online: http://www.gnu.org.
5. S. Kimura, Y. Itou, and M. Hirao. A Hardware/Software Codesign Method for a General Purpose Reconfigurable Co-Processor. In 5th International Workshop on Hardware/Software Co-Design (Codes/CASHE '97), March 1997.
6. J. Fleischmann, K. Buchenrieder, and R. Kress. Codesign of Embedded Systems Based on Java and Reconfigurable Hardware Components. In Design Automation and Test in Europe, March 1999.
7. J. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. Touati, and P. Boucard. Programmable Active Memories: Reconfigurable Systems Come of Age. IEEE Transactions on VLSI Systems, 4(1), 1996.
8. O. Hebert, I. C. K., and Y. Savaria. A Method to Derive Application-Specific Embedded Processing Cores. In Proceedings of the Eighth International Symposium on Hardware/Software Codesign, May 2000.
9. D. N. Rakhmatov and S. B. K. Vrudhula. Hardware/Software Bipartitioning for Dynamically Reconfigurable Systems. In Proceedings of the Tenth International Symposium on Hardware/Software Codesign, May 2002.
10. J. Noguera and R. M. Badia. Dynamic Run-Time HW/SW Scheduling Techniques for Reconfigurable Architectures. In Proceedings of the Tenth International Symposium on Hardware/Software Codesign, May 2002.
11. F. Balarin, M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli, E. Sentovich, K. Suzuki, and B. Tabbara. Hardware-Software Co-Design of Embedded Systems: The Polis Approach. Kluwer Academic Press, Dordrecht, The Netherlands, 1997.
12. R. Ernst, J. Henkel, and T. Benner. Hardware-Software Cosynthesis for Microcontrollers. IEEE Design and Test of Computers, 10(4), September 1993.
13. Y. Li, T. Callahan, E. Darnell, R. Harr, U. Kurkure, and J. Stockwood. Hardware-Software Co-Design of Embedded Reconfigurable Architectures. In Design Automation Conference, June 2000.
14. M. Baleani, F. Gennari, Y. Jiang, Y. Patel, R. K. Brayton, and A. Sangiovanni-Vincentelli. HW/SW Partitioning and Code Generation of Embedded Control Applications on a Reconfigurable Architecture Platform. In Proceedings of the Tenth International Symposium on Hardware/Software Codesign, May 2002.
15. Mentor Graphics. Seamless Co-verification Simulator. Online: http://www.mentor.com/seamless.
16. PAPI's Home Page. Online: http://icl.cs.utk.edu/projects/papi/.
17. S. Browne, J.Dongarra, N. Garner, G. Ho, and P. Mucci. A Portable Programming Interface for Performance Evaluation on Modern Processors. International Journal of High Performance Computing Applications, 14(3), 2000.
18. W. Korn, P.J. Teller, and G. Castillo. Just how accurate are performance counters? In 20th IEEE International Performance, Computing, and Communications Conference, April 2001.
19. B. Sprunt. Pentium 4 Performance-Monitoring Features. IEEE Micro, 22(4), 2002.
20. GNU gprof Manual. Online: http://www.gnu.org/manual/gprof-2.9.l/gprof. html.
21. Altera's SOPC Builder. Online: http://www.altera.com/products/software/ system/products/sopc/sop-index.html.
22. Altera's SOPC Builder. Online: http://www.altera.com/products/software/ pld/products/q2/qts-index.html.
23. Model Technology Home Page. Online: http://www.model.com.
24. First Silicon Solutions Home Page. Online: http://www.fs2.com.
25. R. P. Weicker. Dhrystone: A Synthetic Systems Programming Benchmark. Communications of the ACM, 27(10), 1984.
26. J. Daemen and V. Rijmen. Rijndael, the Advanced Encryption Standard. Dr. Dobb's Journal, 26(3), 2001.
27. Page: The Block Cipher Rijndael. Source Code Download: Reference code in ANSI C v2.2. Online: http://www.esat.kuleuven.ac.be/rijmen/rijndael/.