Enabling on-chip diversity through architectural communication design

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2004, Pages 800-806

  Dumitras, Tudor ^a   Kerner, Sam ^a   Marculescu, Radu ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMMUNICATION SYSTEMS; COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; ELECTRIC POTENTIAL; FAULT TOLERANT COMPUTER SYSTEMS; FREQUENCIES; PARAMETER ESTIMATION;

ACOUSTIC BEAMFORMING; ARCHITECTURAL COMMUNICATION; ON-CHIP DIVERSITY; SOC DESIGN;

MICROPROCESSOR CHIPS;

EID: 2442586494     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. Semiconductor Association. The International Technology Roadmap for Semiconductors (ITRS), 2001.
2. Karnik, T. et. al. Sub-90nm Technologies - Challenges and Opportunities for CAD. In Proc. ICCAD, 2002
3. W. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proc. of Design Automation Conference, June 2001.
4. Bertozzi, D., Benini, L. and De Micheli, G. Low power error resilient encoding for on-chip data buses. In Proc. of DATE, 2002.
5. Constantinescu, C. Impact of Deep Submicron Technology on Dependability of VLSI Circuits. In Proc. DSN, 2002.
6. Chapiro, D. M. Globally Asynchronous Locally Synchronous Systems. PhD thesis, Stanford University, 1984.
7. Chelcea, T. and Nowick, S. Robust Interfaces for Mixed-Timing Systems with Application to Latency-Insensitive Protocols. In Proc. DAC, 2001.
8. Kao, J. et. al. Subthreshold Leakage Modelling and Reduction Techniques. In Proc. ICCAD, 2002
9. Ziegler, M. and Stan, M. A Case for CMOS/nano Co-design. In Proc. ICCAD, 2002.
10. Lackey, D. et. al. Managing Power and Performance for System-on-Chip Designs using Voltage Islands. In Proceedings of the ICCAD, 2002.
11. Leon-Garcia, A. and Widjaja, I. Communication Networks. McGraw-Hill, 2000.
12. T. Valtonen et al. Interconnection of autonomous error-tolerant cells. In Proc. ISCAS, 2002.
13. M. R. Garey, D. S. Johnson. Computers and Intractability, A Guide to the Theory of NP completeness. Freeman, San Franscisco, Cal., 1979.
14. Sylvester, D. and Keutzer, K. Rethinking deep-submicron circuit design. IEEE Computer, Nov. 1999.
15. Dumitras, T., Kerner, S. and Mǎrculescu, R. Towards on-chip fault-tolerant communication. In Proc. ASP-DAC, 2003.
16. Zhang, F. et. al. Parallelization and performance of 3D ultrasound imaging beamforming algorithms on modern clusters. In Proc. of the Int. Conf. on Supercomputing, 2002.
17. De Micheli, G. Designing Robust Systems with Uncertain Information. ASP-DAC 2003 Keynote Speech, January 2003.