An approach for adaptively approximating the viterbi algorithm to reduce power consumption while decoding convolutional codes

IEEE Transactions on Signal Processing

Volumn 52, Issue 5, 2004, Pages 1443-1451

  Henning, Russell ^a   Chakrabarti, Chaitali ^a  

^a Arizona State University   (United States)

Author keywords

Convolutional code; Low power; T algorithm; Viterbi algorithm

Indexed keywords

ALGORITHMS; APPROXIMATION THEORY; BIT ERROR RATE; DECODING; ELECTRIC POWER SUPPLIES TO APPARATUS; HEURISTIC METHODS; SIGNAL TO NOISE RATIO;

POWER CONSUMPTION; T-ALGORITHM; VITERBI ALGORITHM;

CONVOLUTIONAL CODES;

EID: 2442472072     PISSN: 1053587X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TSP.2004.826163     Document Type: Article

References (28)

1. A. J. Viterbi, "Error bounds for convolutional codes and an asymptotically optimum decoding algorithm," IEEE Trans. Inform. Theory, vol. IT-13, pp. 260-269, 1967.
2. G. D. Forney Jr., "The Viterbi algorithm," Proc. IEEE, vol. 61, p. 218-278, Mar. 1973.
3. S. Lin and D. J. Costello Jr., Error Control Coding. Englewood Cliffs, NJ: Prentice-Hall, 1983.
4. I. Kang and A. Willson Jr., "Low-power Viterbi decoder for CDMA mobile terminals," IEEE J. Solid-State Circuits, vol. 33, pp. 473-482, Mar. 1998.
5. R. Cypher and C. B. Shung, "Generalized trace-back techniques for survivor memory management in the Viterbi algorithm," IEEE J. VLSI Signal Processing, vol. 5, pp. 85-94, Jan. 1993.
6. D. Oh and S. Hwang, "Design of a Viterbi decoder with low power using minimum-transition traceback scheme," Electron. Lett., vol. 32, no. 24, pp. 2198-2199, Nov. 1996.
7. S. J. Simmons, "Breadth-first trellis decoding with adaptive effort," IEEE Trans. Commun., vol. 38, pp. 3-12, Jan. 1990.
8. K. C. Chang and W. H. Lam, "An adaptive reduced-state channel equalizer with T-algorithm," in Proc. Veh. Technol. Conf., vol. 2, 1994, pp. 1237-1240.
9. W.-T. Lee et al., "A single-chip Viterbi decoder for a binary convolutional code using an adaptive algorithm," IEEE Trans. Consumer Electron., vol. 41, pp. 150-159, Feb. 1995.
10. F. Chan and D. Haccoun, "Adaptive Viterbi decoding of convolutional codes over memoryless channels," IEEE Trans. Commun., vol. 45, pp. 1389-1400, Nov. 1997.
11. C. M. Rader, "Memory management in a Viterbi decoder," IEEE Trans. Commun., vol. COM-29, pp. 1399-1401, Sept. 1981.
12. Y.-N. Chang, H. Suzuki, and K. K. Parthi, "A 2-Mb/s 256-state 10-mW rate-1/3 Viterbi decoder," IEEE J. Solid-State Circuits., vol. 35, pp. 826-834, Jun. 2000.
13. K. Takahashi et al., "Reconfigurable systolic Viterbi decoder," in Proc. Veh. Technol. Conf., vol. 3, 1999, pp. 1629-1632.
14. J. H. Ryu et al., "Low power Viterbi decoder architecture with a new clock-gating trace-back unit," in Proc. ICVC, 1999, pp. 297-300.
15. S. Kubota, S. Kato, and T. Ishitani, "Novel Viterbi decoder VLSI implementation and its performance," IEEE Trans. Commun., vol. 41, pp. 1170-1178, Aug. 1993.
16. C. Tsui, R. Cheng, and C. Ling, "Low power ACS unit design for the Viterbi decoder," in Proc. ISCAS, vol. 1, 1999, pp. 137-140.
17. J. Ludwig, S. Nawab, and A. Chandrakasan, "Low power digital filtering using approximate processing," IEEE J. Solid-State Circuits., vol. 31, pp. 395-400, Mar. 1996.
18. M. Goel and N. Shanbhag, "Dynamic algorithm transformations (DAT): a systematic approach to low power, reconfigurable signal processing," IEEE Trans. VLSI Syst., vol. 7, pp. 463-476, Apr. 1999.
19. ____, "Low-power channel coding via dynamic reconfiguration," in Proc. ICASSP, Mar. 1999, pp. 1893-1896.
20. J. Goodman, A. Chandrakasan, and A. Dancy, "Design and implementation of a scalable encryption processor with embedded variable DC/DC converter," in Proc. ACM Design Automat. Conf., June 1999, pp. 855-860.
21. R. Henning and C. Chakrabarti, "An approach for enabling DCT/IDCT energy reduction scalability in MPEG-2 video codecs," in Proc. ICASSP, May 2001, pp. 1209-1212.
22. V. Gutnik and A. Chandrakasan, "Embedded power supply for low power DSPs," IEEE Trans VLSI Syst., vol. 5, pp. 425-435, Dec. 1997.
23. P. J. Black and T. H. Meng, "Hybrid survivor path architectures for Viterbi decoders," in Proc. ICASSP, vol. 1, 1993, pp. 433-436.
24. Y. Yasuda, K. Kashiki, and Y. Hirata, "High rate punctured convolutional codes for soft-decision Viterbi decoding," IEEE Trans. Commun., vol. COM-32, pp. 315-319, Mar. 1984.
25. M.-H. Chan et al., "IC design of an adaptive Viterbi decoder," IEEE Trans. Consumer Electron., vol. 42, pp. 52-62, Feb. 1996.
26. W.-T. Shiue, S. Udayanarayanan, and C. Chakrabarti, "Data memory design and exploration for low power embedded systems," ACM Trans. Design Automat. Electron. Syst., 2000.
27. F. Catthoor et al., Custom Memory Management Methodology-Exploration of Memory Organization for Embedded Multimedia System Design. Norwell, MA: Kluwer, 1998.
28. R. Henning and C. Chakrabarti, "Low-power approach for decoding convolutional codes with adaptive Viterbi algorithm approximations," in Proc. ISLPED, Aug. 2002, pp. 68-71.